

(19)
(12)

(KR)
(A)

(51) 。 Int. Cl. 7
G09G 3/30

(11)
(43)

2003-0037392
2003 05 14

(21) 10-2001-0068394
(22) 2001 11 03

(71) .
20

(72) 1 1608-9202

1 1630-17

3 364 203

(74)
:

(54)

2 가

.

1 2 , 1 2
, 1 2

, 1 2 가 , 1 2
, 2 가 가

, 2 가 2
/ 가 2 .

1 .
2 1 .
3a 3b 2 .
4 2 .
5 4 1 2 가 .
6a 6b 5 .
7 EL .
8 7 .
9 7 EL 1 2 가 .
10 9 2 가 가 .
11 10 .
12 2 EL .
13 12 EL 1 2 가 .
14 13 2 가 가 .
15 14 .
16a 16b 3 EL 1 2 가 .

< >

10,36,56 : EL 12,32,52 :
14,34,54 : 16,20,42 : EL
30,50 : 38,58 :
40 : 60 : RC
44a,44b,64a,64b :

, 2 가

(Cathode Ray Tube)
(Liquid Crystal Display : 'LCD'), (Field Emission
Display), (Plasma Display Panel : 'PDP') (Electro Lu
minescence : 'EL')
EL
EL
가 가
EL 1 (10) (GL1 GLm)
(DL1 DLn) , (GL1 GLm) (DL1 DLn)
(PE)
(PE) (GL1 GLn) (D
L)
EL (12)가 (GL1 GLm)
(14)가 (DL1 DLn) (12) (DL1 DLn) (GL1
GLm) (14) (DL1 DLn) (PE)
(12) (14) (PE) 2
(GND) EL (OLED) , EL (OLED) (16)
2 1 (PE) (GL) (DL)
4 TFT(T1, T2, T3, T4)
2 (PE) (GND) EL (OLED) , EL (OLED) (
DL) EL (OLED) (16)
EL (16) EL (OLED), (VDD) 1 2 PMOS T
FT(T1,T2) ; (DL) (GL) (GL) 3 PMOS
TFT(T3) ; 1 PMOS TFT(T1) 2 PMOS TFT(T2) (GL) 3 PMOS TFT(T3)
4 PMOS TFT(T4); 1 PMOS TFT(T1) 2 PMOS TFT(T2) (VD
D)
(Cst)
(GL) (LOW) 가 3 PMOS TFT(T3) 4 PMOS TFT
(T4) - 3 PMOS TFT(T3) 4 PMOS TFT(T4)가 - (DL)
(Cst) 가 가 3 PMOS TFT(T3) 4 PMOS TFT(T4)
(Cst) 1 PMOS TFT(T1) 2 PMOS TFT(T2) (VDD)
(GL) (DL)
(Cst) (DL) 1 (Holding) (Cst)
(DL) 가 RGB 가
1 (Cst) EL (OLED)

3a, 3b, 2 (14) (GL) (10) (Cst) (12),
가 가 .

3a, 1 (12) 가 (12) , 3 PMOS TF
T(T3) - (On-Current)가 (Cst) 가 (Cst)
가 (Charge Injection) (Cst)

4 2 .

4 (PE) (GND) EL (OLED) , EL (OLED) (DL) EL (OLED) (20) .

EL (20) EL (OLED), (VDD) 1 2 PMOS T
FT(T1, T2) ; (DL) 1 (GL1) (GL) 3 P
MOS TFT(T3) ; 1 PMOS TFT(T1) 2 PMOS TFT(T2) (GL2) 3 PMO
S TFT(T3) 4 PMOS TFT(T4); 1 PMOS TFT(T1) 2 PMOS TFT(T2)
(VDD) (Cst) .

5 4 1 2 가 , 6
a 6b 5 .

5 가 , 1 2 (GL1, GL2) 가 (DL) (Cst)
가 가 3 4 PMOS TFT(T3, T4)가 (Cst) (Holding) (Cst)
가 3 4 PMOS TFT(T3, T4) (DL) (Cst)
(DL) 가 EL 1 (OLED) (Cst)

4 PMOS TFT(T4) , 가 3 PMOS TFT(T3)
4 PMOS TFT(T4) (Vpixel) (Vdata)
4 PMOS TFT(T4) 3 PMOS TFT(T3) , 4 PMO
S TFT(T4)가 1 PMOS TFT(T1) (Vdrain) (VDD)

4 PMOS TFT(T4)
(Charging Injection)

2 , 2 4 TFT 가 1
가 - / 2
가 .

1 2
1 2
1 2
1 2

가 , 2 가

2 가 1 가

2 가

$m \times n$ m 1 2 n ;

1 2 1 2 ;

1 2 2 2 ;

가 ,

2 1 2 /

가 .

1 2

2 가 .

2

$m \times n$ - m 1 2 n ;

1 2 1

2 ;

1 2 2 ;

2 ,

7 15

7 1 EL

7 , EL

L) (GL, GL') (34) , (32) (PE) 1 2 EL (GL1 (36) GLm, GL1' (36) GLm') (36) 1 2 (D) (DL) (30) .

(PE) (GL, GL') (DL)

(30) (32) (GCS) (34)

(30) (32) 2 (GL')
 (Vgl1, Vgl2) (32) 가 (MULTIPLEXER ; 'MUX' 1 2
 MUX(40) (38) 가 (38) 가 , 40) ,
 (38) (30) .

(32) (30) (GCS),
 (GL, GL') (30) (SP) , (32)
 (30) EL (36) (GL, GL') () ,
 EL (36) (GL)
 (30) (GL, GL')
 EL (36) m (GL, GL') m m , m
 (GL, GL') (32) m .

(34) (30) (34) (30) (32)
 (DL) (PE) 1 (DL)

(32) (34) (PE) 8
 (VDD) EL (OLED) , EL (OLED) (42)

EL (42) EL (OLED), (VDD) 1 2 PMOS T
 FT(T1, T2) ; 2 PMOS TFT(T2), (DL) 1 (GL) (GL)
 3 PMOS TFT(T3) ; 1 PMOS TFT(T1) 2 PMOS TFT(T2)
 (GL') 3 PMOS TFT(T3) 4 PMOS TFT(T4); 1 PMOS TFT(T1) 2 PMOS TFT(T2)
 (VDD) (Cst)

9 8 1 2
 9 , 1 2 (GL, GL') 가
 가 가 3 4 PMOS TFT(T3, T4)가 (DL)
 가 가 3 4 PMOS TFT(T3, T4) (Cst)
 (DL) (DL) 1 (Holding) (Cst)
 가 EL (OLED) (Cst)

4 PMOS TFT(T4) , 가 3 PMOS TFT(T3) 4 P
 MOS TFT(T4) , 4 PMOS TFT(T4) -12V가 가 -12V
 12V , 가 가 -12V 12V
 12V 가

4 PMOS TFT(T4)
 4 PMOS TFT(T4) 3 PMOS TFT(T3) , 4 PMOS TF
 T(T4)가 1 PMOS TFT(T1) (VDD)

10 9 2 가 가 1
 1 10
 10 11 , 2 (32)
 EL (36) (GL')

(44a,44b) , 2
 DC/DC () MUX(40) ,
 MUX(40) (38) .
) DC/DC , (38) 'L' 가 MUX(40) , MUX(40)
 (44b) 'H' 가 1 (Vgl1) (32) (44b) MUX(40)
) -12V 12V MUX(40) 1 , 2 (Vgl2) (Vgl2)
 (nV) .
 12 2 EL .
 12 , EL 1 2 (GL1 GLm, GL1' GLm') (DL)
 (PE) (52) EL (56) , EL (56) 1 2
 (GL, GL') (54) , (52) (54) (DL) (50) .
 (PE) (GL, GL') (DL)
 (50) (52) (GCS) (54)
 (50) (52) 2 (GL') - -
 0) , RC (52) 가 가 RC (6)
 (60) 가 (58) 가 .
 (58)
 (52) (50) (GCS),
 (GL, GL') (50) (GL, GL') (56)
) , EL (56) (GL, GL')
 , EL (50) EL (56) (GL, GL')
 . (50) (GL, GL') (52) m
 , EL (56) m (GL, GL') m
 (GL, GL')
 (54) (50) (50) (54) (50) (52)
 (DL) (PE) 1 , (DL)
 (GL)
 , (VDD) (52) EL (OLED) , EL (54) (PE) 8
 (42)
 EL (42) EL (OLED), (VDD) 1 2 PMOS T
 FT(T1, T2) ; 2 PMOS TFT(T2), (DL) 1 (GL)
 3 PMOS TFT(T3) ; 1 PMOS TFT(T1) 2 PMOS TFT(T2)
 (GL') 3 PMOS TFT(T3) 4 PMOS TFT(T4); 1 PMOS TFT(T1) 2 PMOS TFT(T2)
 (VDD) (Cst) .
 13 12 EL 1 2 가
 13 가 , 1 2 (GL, GL') 가
 가 가 3 4 PMOS TFT(T3, T4)가 , (DL)

가 3 4 PMOS TFT(T3, T4) (Cst) (Cst)
(DL) 1 (Holding) (Cst)
(DL) 가 EL (OLED)

4 PMOS TFT(T4) , 가 3 PMOS TFT(T3) 4 P
MOS TFT(T4) 가 가

4 PMOS TFT(T4)
4 PMOS TFT(T4) 4 PMOS TFT(T4) 3 PMOS TFT(T3) ,
4 PMOS TFT(T4)가 1 PMOS TFT(T1) (VDD)

14 13 2 가 가
15 14

14 15 , 2 (52) (
) EL (56) (GL')
(64a,64b) , DC/DC () 1 2
(Vgl1, Vgl2) (64a,64b) 2 (GL') 가
RC (60) , RC (60) (58)

0) 1 , (58) 'L' 가 RC (60) , RC (6
(58) (Vgl1) (52) (64b) 15
1 1 'H' (52) 가
(Vgl1) 2 2 (Vgl2) RC (60) RC
(Vgl1) 2 (Vgl2)

16a 16b , 3 EL 1 2 가
, 9 13 2 1

, 2 / 2 가
가 2 가
가

(57)

1. 1 2 , 1 2 , 1
2 2 ,
1 2 ,
1 2 가 ,

2 가 가 .

2.

1 ,

2 가 1 가 .

3.

1 ,

2 가 .

4.

1 ,

1 2 가 .

5.

m 1 2 n m×n

- ;

;

1 2 1 2 ;

, 1 2 ;

가 2 , 2

6.

5 ,

2 , 1 2 1 2 / 가 .

7.

5 ,

8.

6 ,

2 가 1 2 .

9.

6

,

,

10.

9

,

가 , 1 2 (VDD) ;

가

;

3 1 2 ; 1

1 2 4 , 3 2 .

11.

m

1 2

n

m×n

-

-

;

;

1 2 1 2 ;

, 1 2 ;

2 2

,

12.

11

,

2 , 1 2 1 2 / 가

13.

11

,

.


14.

11


(R)

(C) RC


1




2




3a




3b




4




5




6a




6b




7




8




9




10




11




12




13




14




15



16a



16b



专利名称(译)	电致发光面板驱动装置和方法		
公开(公告)号	KR1020030037392A	公开(公告)日	2003-05-14
申请号	KR1020010068394	申请日	2001-11-03
[标]申请(专利权)人(译)	乐金显示有限公司		
申请(专利权)人(译)	LG显示器有限公司		
当前申请(专利权)人(译)	LG显示器有限公司		
[标]发明人	LEE HANSANG 이한상 PARK JOON KYU 박준규 KIM CHANGYEON 김창연		
发明人	이한상 박준규 김창연		
IPC分类号	G09G3/30		
其他公开文献	KR100848954B1		
外部链接	Espacenet		

摘要(译)

本发明涉及到栅极线2的驱动装置和方法具有的场致发光面板驱动器4米的灯具电一个，以防止图像劣化感测面板由于来自栅极线的信号延迟。根据本发明的驱动电致发光面板的方法包括第一和第二栅极线，布置成与第一和第二栅极线交叉的数据线，和和在用于驱动电致发光由细胞的电致发光面板的方法被安装在每个数据线的交叉点，所述第一和第二栅极线提供脉冲式的扫描信号的步骤，第一和第二栅极线;关断到所述第二栅极线，其中，不同于脉冲形状的扫描信号的关断时间被施加到期间施加和扫描信号是不是方形波施加到脉冲形状之外的步骤而且，其特征在于。根据本发明，当电致发光也否则根据由信号控制防止图像劣化延迟接通连接到所述感测面板的第二栅极线，并在同一时间开关元件的通/断时关断与权利要求2的第二栅线结构，通过调制栅极线的栅极输出脉冲，可以防止由于充电注入效应导致的图像质量的劣化。 7

