

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
19 February 2004 (19.02.2004)

PCT

(10) International Publication Number
WO 2004/015667 A1

(51) International Patent Classification⁷: **G09G 3/32**
(21) International Application Number:
PCT/IB2003/003202

(22) International Filing Date: 22 July 2003 (22.07.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
0218170.9 6 August 2002 (06.08.2002) GB

(71) Applicant (for all designated States except US): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL];
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **CHILDS, Mark, J.** [GB/GB]; c/o Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB). **FISH, David, A.** [GB/GB]; c/o Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB). **HECTOR, Jason, R.** [GB/GB]; c/o Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).

(74) Agent: **WILLIAMSON, Paul, L.**; Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.



(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

[Continued on next page]

(54) Title: ELECTROLUMINESCENT DISPLAY DEVICE HAVING PIXELS WITH NMOS TRANSISTORS



(57) Abstract: An active matrix electroluminescent display device has pixels using an amorphous silicon or microcrystalline silicon drive NMOS transistor (22) connected between the anode of the display element (2) and a power supply line (26). A storage capacitor (24) is connected between the anode of the display element and the gate of the drive transistor (22). An amorphous silicon or microcrystalline silicon second drive NMOS transistor (30) supplies a holding voltage to the anode of the display element (2). This arrangement enables the voltage across the display element to be held while the transistor gate drive voltage is stored on the storage capacitor. This enables an accurate current source pixel circuit to be implemented using NMOS transistors.

WO 2004/015667 A1



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

DESCRIPTION

ELECTROLUMINESCENT DISPLAY DEVICE HAVING PIXELS WITH NMOS TRANSISTORS

5 This invention relates to electroluminescent display devices, particularly active matrix display devices having thin film switching transistors associated with each pixel.

 Matrix display devices employing electroluminescent, light-emitting, display elements are well known. The display elements may comprise organic
10 thin film electroluminescent elements, for example using polymer materials, or else light emitting diodes (LEDs) using traditional III-V semiconductor compounds. Recent developments in organic electroluminescent materials, particularly polymer materials, have demonstrated their ability to be used practically for video display devices. These materials typically comprise one or
15 more layers of a semiconducting conjugated polymer sandwiched between a pair of electrodes, one of which is transparent and the other of which is of a material suitable for injecting holes or electrons into the polymer layer. The polymer material can be fabricated using a CVD process, or simply by a spin coating technique using a solution of a soluble conjugated polymer. Ink-jet
20 printing may also be used. Organic electroluminescent materials exhibit diode-like I-V properties, so that they are capable of providing both a display function and a switching function, and can therefore be used in passive type displays. Alternatively, these materials may be used for active matrix display devices, with each pixel comprising a display element and a switching device for
25 controlling the current through the display element.

 Display devices of this type have current-addressed display elements, so that a conventional, analogue drive scheme involves supplying a controllable current to the display element. It is known to provide a current source transistor as part of the pixel configuration, with the gate voltage
30 supplied to the current source transistor determining the current through the display element. A storage capacitor holds the gate voltage after the addressing phase. However, different transistor characteristics across the

substrate give rise to different relationships between the gate voltage and the source-drain current, and artefacts in the displayed image result.

The very low mobility of electrons and the variation of threshold voltages with time has prohibited the use of amorphous silicon TFTs for the active matrix pixels. As a result of this low mobility, amorphous silicon cannot
5 be used to implement PMOS TFTs. The use of NMOS only transistors within the pixel circuit thus limits the use of amorphous silicon.

The development of TFT array technologies has been driven by the widespread use of such arrays in liquid crystal displays. Indeed, there has
10 been much interest in improving arrays of thin film transistors (TFTs) which are used to form the switching elements for flat panel liquid crystal displays.

Hydrogenated amorphous silicon is currently used as the active layer in thin film transistors (TFTs) for active matrix liquid crystal displays. This is because it can be deposited in thin, uniform layers over large areas by plasma
15 enhanced chemical vapour deposition (PECVD). However, the very low carrier mobility mentioned above reduces the switching speed of devices and prevents the use of these transistors in display driver circuitry. Amorphous silicon TFTs are also relatively unstable and are useful for display applications only because the duty cycle is relatively low.

20 Crystalline silicon is required for the higher speed driver circuitry, which necessitates both a driving circuit panel and a display panel within a display device, with interconnections between these two circuit types.

Microcrystalline silicon TFTs have been suggested as a suitable technology both for liquid crystal driver circuitry and for the pixel transistors.
25 This proposal is driven by the desire to integrate the driver circuitry onto the same substrate as the active plate of the liquid crystal display. However, it is also not possible to form suitable PMOS TFTs from microcrystalline silicon, so that the same limitations apply in the design of pixel circuits.

Figure 1 shows a known pixel circuit for an active matrix addressed
30 electroluminescent display device. The display device comprises a panel having a row and column matrix array of regularly-spaced pixels, denoted by the blocks 1 and comprising electroluminescent display elements 2 together

with associated switching means, located at the intersections between crossing sets of row (selection) and column (data) address conductors 4 and 6. Only a few pixels are shown in the Figure for simplicity. In practice there may be several hundred rows and columns of pixels. The pixels 1 are
5 addressed via the sets of row and column address conductors by a peripheral drive circuit comprising a row, scanning, driver circuit 8 and a column, data, driver circuit 9 connected to the ends of the respective sets of conductors.

The electroluminescent display element 2 comprises an organic light emitting diode, represented here as a diode element (LED) and comprising a
10 pair of electrodes between which one or more active layers of organic electroluminescent material is sandwiched. The display elements of the array are carried together with the associated active matrix circuitry on one side of an insulating support. Either the cathodes or the anodes of the display elements are formed of transparent conductive material. The support is of
15 transparent material such as glass and the electrodes of the display elements 2 closest to the substrate may consist of a transparent conductive material such as ITO so that light generated by the electroluminescent layer is transmitted through these electrodes and the support so as to be visible to a viewer at the other side of the support. Typically, the thickness of the organic
20 electroluminescent material layer is between 100 nm and 200nm. Typical examples of suitable organic electroluminescent materials which can be used for the elements 2 are known and described in EP-A-0 717446. Conjugated polymer materials as described in WO96/36959 can also be used.

Figure 2 shows in simplified schematic form a known pixel and drive
25 circuitry arrangement. Each pixel 1 comprises the EL display element 2 and associated driver circuitry. The driver circuitry has an address transistor 16 which is turned on by a row address pulse on the row conductor 4. When the address transistor 16 is turned on, a voltage on the column conductor 6 can pass to the remainder of the pixel. In particular, the address transistor 16
30 supplies the column conductor voltage to a current source 20, which comprises a drive transistor 22 and a storage capacitor 24. The column voltage is provided to the gate of the drive transistor 22, and the gate is held at

this voltage by the storage capacitor 24 even after the row address pulse has ended.

The drive transistor 22 in this circuit is implemented as a PMOS TFT, so that the storage capacitor 24 holds the gate-source voltage fixed. This results
5 in a fixed source-drain current through the transistor, which therefore provides the desired current source operation of the pixel.

Replacing the drive transistor 22 with an NMOS device (which would be required to enable an amorphous silicon or microcrystalline silicon implementation) does not provide correct operation of the pixel circuit, as the
10 gate-source voltage then depends upon the anode voltage of the display element 2 (which is connected to the NMOS TFT source). The capacitor therefore does not hold the gate-source voltage constant, as required. Furthermore, it is desirable to maintain the circuitry on the anode side of the LED, because it is difficult to pattern the cathode metal. so that it is not
15 appropriate simply to invert the circuit to allow the drive transistor to be implemented as an NMOS device.

According to the invention, there is provided an active matrix electroluminescent display device comprising an array of display pixels, each
20 pixel comprising:

- an electroluminescent display element;

- an amorphous silicon or microcrystalline silicon first drive NMOS transistor connected between the anode of the display element and a power supply line;

- 25 a storage capacitor between the anode of the display element and the gate of the drive transistor; and

- an amorphous silicon or microcrystalline silicon second drive NMOS transistor for supplying a holding voltage to the anode of the display element.

This arrangement enables the voltage across the display element to be
30 held while the transistor gate drive voltage is stored on the storage capacitor. As the drive transistor is an NMOS device, the source is connected to the anode of the display element, so that this arrangement has the effect of

holding the transistor source voltage to a known level while the drive voltage is stored on the storage capacitor. This enables an accurate current source pixel circuit to be implemented using NMOS transistors.

5 The second drive transistor is preferably connected between the power supply line and the anode of the display element. In this way, the power supply line can supply both the holding voltage and the drive voltage for driving the display element.

Alternatively, the second drive transistor can be connected between a second power supply line and the anode of the display element. This second
10 power supply line can be shared between pixels in a row of the array.

The gate of the first drive transistor may be coupled to a data signal line, for example a column conductor, through an address transistor driven by a row conductor. A pixel drive signal is thus coupled to the pixel in known manner.

15 The first and second drive transistors (and all other transistors in the circuit) are preferably microcrystalline silicon TFTs comprising silicon crystallites of size 40nm – 140nm in an amorphous silicon matrix. These transistors have improved carrier mobility and yet can still be deposited using a PECVD process. If the crystallites are large enough, then extended state
20 conduction is enhanced and the mobility increased, approximately by a factor of 10 compared to amorphous silicon layers.

The invention also provides a method of driving the pixels of an active matrix electroluminescent display device comprising an array of display pixels each having an electroluminescent display element, the method comprising:

25 holding the voltage across the display element by applying a holding voltage through a first amorphous silicon or microcrystalline silicon NMOS transistor, the holding voltage holding the source voltage of a second amorphous silicon or microcrystalline silicon NMOS transistor;

while holding the voltage across the display element, storing a desired
30 gate-source voltage on a storage capacitor connected between the gate and source of the second transistor, the gate-source voltage corresponding to a desired source-drain current for driving the display element;

removing the holding voltage from the display element; and
driving the desired source-drain current through the electroluminescent display element.

In this method, a holding voltage is applied to the so that the source of
5 the drive transistor is held at a fixed potential, so that a desired gate-source voltage can be accurately stored on a storage capacitor. The desired source-drain current is then driven through the second transistor by applying a first power supply voltage to the second transistor.

10 The invention will now be described by way of example with reference to the accompanying drawings, in which:

Figure 1 shows a known EL display device;

Figure 2 is a simplified schematic diagram of a known pixel circuit for current-addressing the EL display pixel;

15 Figure 3 shows a first example of pixel circuit according to the invention; and

Figure 4 shows a second example of pixel circuit according to the invention.

It should be noted that these figures are diagrammatic and not drawn to
20 scale. Relative dimensions and proportions of parts of these figures have been shown exaggerated or reduced in size, for the sake of clarity and convenience in the drawings.

In accordance with the invention, amorphous or microcrystalline silicon
25 transistors are used within the pixel structure. This requires the TFTs to be NMOS devices, as explained above.

Figure 3 shows a first example of pixel layout of the invention. The same reference numerals are used to denote the same components as in Figure 2, and the pixel circuit is for use in a display such as shown in Figure 1.

30 In the pixel arrangement of the invention, the drive transistor 22 is implemented as an amorphous silicon or microcrystalline silicon NMOS TFT. The pixel circuitry is provided on a substrate on the anode side of the EL

display element 2, and the source of the NMOS drive transistor is thus in electrical contact with anode of the EL display element.

The storage capacitor 24 is provided between the anode of the display element 2 and the gate of the drive transistor 22 and is thereby charged to the gate-source voltage of the drive transistor 22 when it is addressed. As the source is connected to the EL display element, which will not have a constant voltage drop across it, the potential of the source may vary so that a given voltage from the column conductor 6 will not necessarily result in the same gate-source voltage stored on the storage capacitor 24. To ensure that a voltage on the column conductor has a known one-to-one relationship with the resulting gate-source voltage, it is necessary to hold the voltage of the EL display element anode.

To achieve this, the pixel circuit of the invention includes a second drive NMOS transistor 30 for supplying a holding voltage to the anode of the display element 2. This holding voltage is supplied when the gate-source voltage is being transferred to the storage capacitor 24.

In the example of Figure 3, the second drive transistor 30 is connected between a second power supply line 32 and the anode of the display element 2. The second power supply line 32 is shared between pixels in a row of the array, and the second drive transistor is controlled by a gate line 34 which is also shared between pixels in a row. This arrangement thus requires two additional row conductors, in addition to the row conductor 4.

During an addressing phase, the second drive transistor 30 is turned on to hold the anode of the EL display element to the voltage on the second power supply line (less any source-drain voltage drop). The signal data voltage on the column conductor 6 then charges the storage capacitor 24 to a known gate-source voltage which corresponds to the desired source-drain current of the first drive transistor 22, which in turn corresponds to the desired level of illumination of the EL display element 2. At the end of the addressing phase, the row conductor 4 is brought low to turn off the address transistor 16, and subsequently the gate line 34 is brought low, thereby allowing potential on the EL display element anode to vary. As this potential varies, the gate

voltage varies as the gate-source voltage is preserved by the storage capacitor 24.

This circuit requires the transistor 30 to be large so that all current from the drive transistor 22 can be directed to the second power supply line 32 without any voltage drop. A large additional transistor can use pixel aperture, and Figure 4 shows an alternative pixel configuration to avoid the need for the second drive transistor 30 to pass large currents.

In Figure 4, the second drive transistor 30 is connected between the (only) power supply line 26 and the anode of the display element 2. This reduces the current requirements of the second drive transistor 30.

In an addressing phase of this pixel circuit, the power supply line 26 is held at a low potential so that the first drive transistor 22 does not conduct. Thus, the second drive transistor 30 is required only to discharge any residual charge on the EL display element 2 and to provide a charging path for the storage capacitor 24. The power supply line 26 is held low while all pixels are addressed. When addressing is finished, all address lines (row conductor 4 and gate lines 34) are brought low and the power supply line 26 is then brought high so that the LEDs light up. The flashing of the power supply line 26 will have the advantage of reduced sample and hold for motion blur reduction.

In this circuit, the row conductors 4 and the gate lines 34 may be connected together so that no increase in the number of row conductors is required. The power supply line 26 can be modulated on a row-by-row basis or on an image-by-image basis.

In the two circuits above, all transistors are NMOS transistors, which may be formed from amorphous silicon. However, a preferred technology is microcrystalline silicon TFTs. These comprise silicon crystallites of size 40nm – 140nm in an amorphous silicon matrix. The EL display element may be any known organic EL display element, including polymer EL display elements.

These pixel layouts are addressed using a method by which a voltage across the display element is held during an addressing phase, which in turn holds the source voltage of the drive transistor. While this source voltage is

held, a desired gate-source voltage is stored on the storage capacitor corresponding to a desired source-drain current for driving the display element. The holding voltage is then removed from the display element and the desired source-drain current is driven through the electroluminescent display element.

5 Whilst two examples of circuits have been given showing how the invention can be implemented, various other possibilities exist and are intended to fall within the scope of the claims. The various modifications will be apparent to those skilled in the art.

CLAIMS

1. An active matrix electroluminescent display device comprising an array of display pixels (1), each pixel comprising:
- 5 an electroluminescent display element (2);
an amorphous silicon or microcrystalline silicon first drive NMOS transistor (22) connected between the anode of the display element (2) and a power supply line (26);
a storage capacitor (24) between the anode of the display element (2)
10 and the gate of the first drive transistor (22); and
an amorphous silicon or microcrystalline silicon second drive NMOS transistor (30) for supplying a holding voltage to the anode of the display element (2).
- 15 2. A device as claimed in claim 1, wherein the second drive transistor (30) is connected between the power supply line (26) and the anode of the display element (2).
3. A device as claimed in claim 1, wherein the second drive transistor (30)
20 is connected between a second power supply line (32) and the anode of the display element (2).
4. A device as claimed in claim 3, wherein the second power supply line (32) is shared between pixels in a row of the array.
- 25 5. A device as claimed in any preceding claim, wherein the gate of the first drive transistor (22) is coupled to a data signal line (6) through an address transistor (16).
- 30 6. A device as claimed in claim 5, wherein the data signal line (6) comprises a column conductor shared between pixels in a column of the array.

7. A device as claimed in claim 5 or 6, wherein the gate of the address transistor (16) is coupled to a row conductor (4) shared between pixels in a row of the array.
- 5 8. A device as claimed in any preceding claim, wherein the first and second drive transistors (22,30) comprise microcrystalline silicon TFTs comprising silicon crystallites of size 40nm – 140nm in an amorphous silicon matrix.
- 10 9. A method of driving the pixels of an active matrix electroluminescent display device comprising an array of display pixels (1) each having an electroluminescent display element (2), the method comprising:
- holding the voltage across the display element (2) by applying a holding voltage through a first amorphous silicon or microcrystalline silicon NMOS
- 15 transistor (30), the holding voltage holding the source voltage of a second amorphous silicon or microcrystalline silicon NMOS transistor (22);
- while holding the voltage across the display element (2), storing a desired gate-source voltage on a storage capacitor (24) connected between the gate and source of the second transistor (22), the gate-source voltage
- 20 corresponding to a desired source-drain current for driving the display element (2);
- removing the holding voltage from the display element (2); and
- driving the desired source-drain current through the electroluminescent display element (2).
- 25 10. A method as claimed in claim 9, wherein the desired source-drain current is driven through the second transistor (22) by applying a first power supply voltage (26) to the second transistor (22).
- 30 11. A method as claimed in claim 10, wherein the first power supply voltage is not applied to the second transistor while the voltage across the display element is held.

12. A method as claimed in claim 11, wherein the first power supply voltage and the holding voltage are provided by a shared power supply line (26).

- 5 13. A method as claimed in any one of claims 9 to 12, wherein storing a desired gate-source voltage on a storage capacitor (24) comprises coupling data from a data signal line (6) to the storage capacitor (24) through an address transistor (16).

1/2




FIG. 1




FIG. 2

2/2




FIG.3




FIG.4

INTERNATIONAL SEARCH REPORT

International application No

PCT/IB 03/03202

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 G09G3/32

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G09G H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P,X	WO 03 001496 A (IBM) 3 January 2003 (2003-01-03) page 10, line 24 -page 12, line 14; figure 3	1,9
A	EP 1 220 191 A (SAMSUNG SDI CO LTD) 3 July 2002 (2002-07-03) paragraph '0044!; figure 10	1,9
A	EP 1 130 565 A (SONY CORP) 5 September 2001 (2001-09-05) figure 5	1,9

☐ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- * & * document member of the same patent family

Date of the actual completion of the international search

24 October 2003

Date of mailing of the international search report

04/11/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Gundlach, H

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/IB 03/03202

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 03001496 A	03-01-2003	WO 03001496 A1	03-01-2003
		US 2002195968 A1	26-12-2002
EP 1220191 A	03-07-2002	KR 2002056353 A	10-07-2002
		CN 1361510 A	31-07-2002
		EP 1220191 A2	03-07-2002
		JP 2002215096 A	31-07-2002
		US 2002118150 A1	29-08-2002
EP 1130565 A	05-09-2001	EP 1130565 A1	05-09-2001
		WO 0106484 A1	25-01-2001
		TW 526455 B	01-04-2003

专利名称(译)	具有带NMOS晶体管的像素的电致发光显示装置		
公开(公告)号	EP1529276A1	公开(公告)日	2005-05-11
申请号	EP2003784336	申请日	2003-07-22
[标]申请(专利权)人(译)	皇家飞利浦电子股份有限公司		
申请(专利权)人(译)	皇家飞利浦电子N.V.		
当前申请(专利权)人(译)	皇家飞利浦电子N.V.		
发明人	CHILDS, MARK J.,C/O PHILIPS IP & STANDARDS FISH, DAVID A.,C/O PHILIPS IP & STANDARDS HECTOR, JASON R.,C/O PHILIPS IP & STANDARDS		
IPC分类号	H01L51/50 G09G3/20 G09G3/30 G09G3/32 H01L29/786		
CPC分类号	G09G3/3233 G09G2300/0417 G09G2300/0842 G09G2320/0233 G09G2320/043		
优先权	2002018170 2002-08-06 GB		
其他公开文献	EP1529276B1		
外部链接	Espacenet		

摘要(译)

有源矩阵电致发光显示装置具有使用连接在显示元件 (2) 的阳极和电源线 (26) 之间的非晶硅或微晶硅驱动NMOS晶体管 (22) 的像素。存储电容器 (24) 连接在显示元件的阳极和驱动晶体管 (22) 的栅极之间。非晶硅或微晶硅第二驱动NMOS晶体管 (30) 向显示元件 (2) 的阳极提供保持电压。这种布置使得能够保持显示元件两端的电压，同时晶体管栅极驱动电压存储在存储电容器上。这使得能够使用NMOS晶体管实现精确的电流源像素电路。