



(12) **EUROPEAN PATENT APPLICATION**
published in accordance with Art. 153(4) EPC

(43) Date of publication:
29.08.2012 Bulletin 2012/35

(51) Int Cl.:
G09G 3/30 (2006.01) **G09G 3/20** (2006.01)
H01L 51/50 (2006.01)

(21) Application number: **09848579.0**

(86) International application number:
PCT/JP2009/006214

(22) Date of filing: **19.11.2009**

(87) International publication number:
WO 2011/061799 (26.05.2011 Gazette 2011/21)

(84) Designated Contracting States:
AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR

(72) Inventors:
• **MATSUI, Masafumi**
Chuo-ku, Osaka 540-6207 (JP)
• **ONO, Shinya**
Chuo-ku, Osaka 540-6207 (JP)


(71) Applicant: **Panasonic Corporation**
Kadoma-shi
Osaka 571-8501 (JP)

(74) Representative: **Grünecker, Kinkeldey, Stockmair & Schwanhäusser**
Leopoldstrasse 4
80802 München (DE)

(54) **DISPLAY PANEL DEVICE, DISPLAY DEVICE AND METHOD FOR CONTROLLING SAME**

(57) A display panel device includes: an organic EL element (13); a capacitor (14) including first and second capacitor electrodes; a driving transistor (11) having a gate connected to the first capacitor electrode for allowing a drain current to flow through the organic EL element (13) and a source connected to the second capacitor electrode; a selecting transistor (12) switchably interconnecting a data line (20) and the first capacitor electrode for supplying a signal voltage to the capacitor (14); a switching transistor (16) switchably interconnecting the drain of the driving transistor (11) and a positive power line (24); and a controller. The controller is configured to: turn ON the selecting transistor (12) while the switching transistor (16) is ON to supply the signal voltage to the capacitor and flow a current between the source of the driving transistor (11) and the second capacitor electrode; and, after predetermined time period, turn OFF the switching transistor (16) to cause non-conduction between the positive power line (24) and the drain of the driving transistor (11).

FIG. 2



Description

[Technical Field]

[0001] The present invention relates to display panel devices, display devices, and control methods thereof, and in particular, to a display panel device and a display device using current-driven luminescence elements and a control method thereof.

[Background Art]

[0002] Image display devices using organic electro-luminescence (EL) elements are known as image display devices using current-driven luminescence elements. The organic EL display devices using self-luminous organic EL elements are best suited to make thinner devices because such organic EL elements do not require backlights conventionally required for liquid crystal display devices. In addition, having no limitation on viewing angle, the organic EL display devices are expected to be practically used as the next-generation display devices. Further, in the organic EL elements used in the organic EL display devices, luminance of each luminescence element is controlled according to current value of current flowing therein. This differs from liquid crystal cells each of which is controlled according to voltage to be applied thereto.

[0003] In a usual organic EL display device, organic EL elements which serve as pixels are arranged in a matrix pattern. An organic EL display device is called a passive-matrix organic EL display device, in which organic EL elements are provided at intersections of row electrodes (scanning lines) and column electrodes (data lines) and voltages corresponding to data signals are applied between selected row electrodes and the column electrodes to drive the organic EL elements.

[0004] On the other hand, switching thin film transistors (TFTs) are provided at intersections of scanning lines and data lines, connected to gates of drivers, and turned ON through selected scanning lines to allow data signals to be provided to the drivers via signal lines. An organic EL display device including organic EL elements driven by such drivers is called an active-matrix organic EL display device.

[0005] In the passive-matrix organic EL display device, the organic EL elements connected to the row electrodes (scanning lines) produce luminescence only in a period during which the connected row electrodes are being selected.

On the other hand, the active-matrix organic EL display device allows the organic EL elements to keep producing luminescence until next scanning (selection); and thus, there is no reduction in luminance of display in the active-matrix organic EL display device even when the number of scanning lines increases. Accordingly, the active-matrix organic EL display device can be driven at a low voltage, thereby consuming less power. However, in the case of the active-matrix organic EL display device, due to variations in characteristics of driving transistors, even when the same signal is applied, luminance of the organic EL elements is different for each pixel, thereby causing a problem of variations in luminance.

[0006] In order to address this problem, Patent Literature 1, for example, discloses a method of compensating for pixel-to-pixel variations in the characteristics using a simple pixel circuit, as the method of compensating for variations in luminance caused due to the characteristic variations of the driving transistors.

[0007] FIG. 13 is a diagram showing a circuit configuration of a pixel unit in a conventional display device disclosed in Patent Literature 1. A display device 500 shown in FIG. 13 includes a pixel array unit 501, a horizontal selector 503, a light scanner 504, and a bias scanner 505. The pixel array unit 501 includes pixel units 502 arranged rows and columns.

[0008] The pixel unit 502 is configured with a simple circuit which includes: a luminescence element 508 having a cathode connected to a negative power line 512; a driving transistor 507 having a drain connected to a positive power line 511 and a source connected to an anode of the luminescence element 508; a capacitor 509 connected between a gate and the source of the driving transistor 507; an auxiliary capacitor 510 connected between the source of the driving transistor 507 and a bias line BS; and a sampling transistor 506 which has a gate connected to a scanning line WS and selectively applies a video signal from a signal line SL to the gate of the driving transistor 507.

[0009] The light scanner 504 supplies a control signal to the scanning line WS, and the horizontal selector 503 supplies reference voltage V_{ref} to the signal line SL. With this, a correction operation is performed whereby voltage corresponding to threshold voltage V_{th} of the driving transistor 507 is held by the capacitor 509. Then, following this, a writing operation is performed whereby signal potential V_{sig} of the video signal is written to the capacitor 509.

[0010] The bias scanner 505 changes, before the correction operation, potential of the bias line BS and applies coupling voltage to the source of the driving transistor 507 via the auxiliary capacitor 510. By doing so, the bias scanner 505 performs a preparatory operation whereby voltage V_{gs} between the gate and the source of the driving transistor 507 is initialized to be greater than the threshold voltage V_{th} .

[0011] The pixel unit 502 negatively feeds the drain current of the driving transistor 507 back to the capacitor 509 in the writing operation of the signal voltage V_{sig} , so that correction is performed on the signal voltage V_{sig} according to the mobility of the driving transistor 507.

[0012] FIG. 14 is a chart showing operation timing of the conventional display device disclosed in Patent Literature 1. FIG. 14 shows operations of the display device for a single pixel row. A single frame period includes a non-luminescence period and a luminescence period. Further, in the non-luminescence period, the correction operations are performed on the threshold voltage V_{th} and mobility β of the driving transistor 507.

[0013] First, at time T1, when the frame period starts, a short control pulse is applied to the scanning line WS, causing the sampling transistor 506 to be in an ON state temporarily. Here, the potential of the signal line SL is reference voltage V_{ref} ; and thus, the reference voltage is written to the gate electrode of the driving transistor 507. This causes V_{gs} of the driving transistor 507 to be equal to or less than V_{th} , cutting off the driving transistor 507. This causes the luminescence element 508 to be in a non-luminescent state, and from time T1, the display device 500 enters a non-luminescence period.

[0014] Next, at time T2, a control signal pulse is applied to the scanning line WS so that the sampling transistor 506 is turned ON.

[0015] At time T3 which is immediately after time T2, the bias line BS is changed from high potential to low potential. This decreases the potential of the driving transistor 507 via the auxiliary capacitor 510. As a result, the relationship becomes $V_{gs} > V_{th}$, turning ON the driving transistor 507. Here, the luminescence element 508 is reversely biased. This does not allow current to flow through, and increases the source potential of the driving transistor 507. When V_{gs} becomes equal to V_{th} , the driving transistor 507 is cut off, and the correction operation of the threshold voltage is completed.

[0016] Next, at time T4, the potential of the signal line SL is changed from the reference voltage V_{ref} to the signal voltage V_{sig} . Here, since the sampling transistor 506 is in a conductive state, the gate potential of the driving transistor 507 is V_{sig} . At this time, the luminescence element 508 is in a cut-off state initially; and thus, discharge current I_{ds} that is drain current of the driving transistor 507 flows only through the capacitor 509 where the electrical discharge accordingly starts. After this, by time T5 at which the sampling transistor 506 is turned OFF, the source potential of the driving transistor 507 increases by ΔV . In this way, the signal potential V_{sig} is added to V_{th} and written into the capacitor 509. At the same time, the voltage ΔV used for mobility correction is subtracted from the voltage held by the capacitor 509. The above period from time T4 to time T5 is a signal writing period and also is a mobility correction period. As the V_{sig} increases, the discharge current I_{ds} also increases, thereby increasing the absolute value of the ΔV as well.

[0017] FIG. 15 is a graph showing characteristics of discharge current of the capacitor in the mobility correction period. The horizontal axis represents elapse of time after writing of the signal voltage V_{sig} , that is, elapse of time after time T4, and the vertical axis represents discharge current values. As described above, when the gate potential of the driving transistor 507 is changed from the reference voltage V_{ref} to the signal voltage V_{sig} at time T4, the discharge current I_{ds} plots discharge curves, such as A1, B1 and C1, in accordance with the magnitude of V_{sig} . Here, A1 and A2 are discharge curves of the driving transistors in the case where the same magnitude of V_{sig} is applied to the gates of these driving transistors although these driving transistors have different characteristic parameters of the mobility β . The relationship between B1 and B2, and between C1 and C2 are identical to the relationship between A1 and A2. It can be seen from these discharge curves that, even when the same signal potential is applied, the initial values of the discharge current I_{ds} are different if the characteristic parameters for the mobility β are different; however, the discharge current I_{ds} become almost identical to each other with the elapse of discharge time. For example, the discharge current I_{ds} of A1 and A2 become almost identical at time a, the discharge current I_{ds} of B1 and B2 become almost identical at time b, and the discharge current I_{ds} of C1 and C2 become almost identical at time c. To be more specific, even when the pixel array 501 includes the driving transistors having different characteristic parameters of the mobility β , the drain current of the driving transistor 507 is caused to be discharged, while the gate bias is applied such that the luminescence element 508 does not produce luminescence in the above-mentioned mobility correction period. Accordingly, the correction can be made, with consideration given to the variations in characteristics of the mobility of the driving transistors.

[0018] Next, at time T5, the scanning line WS transitions to the low level side, turning OFF the sampling transistor 506. This separates the gate of the driving transistor 507 from the signal line SL. At the same time, the drain current of the driving transistor 507 starts to flow through the luminescence element 508. After this, V_{gs} is maintained constant by the capacitor 509. The value of V_{gs} here is obtained by correcting the signal voltage V_{sig} using the threshold voltage V_{th} and the mobility β .

[0019] Lastly, at time T6, the potential of the bias line BS is changed from low back to high, and then the next frame operation is made ready.

[0020] As described so far, the display device 500 disclosed in Patent Literature 1 suppresses the variations in luminance caused due to the variations in the threshold voltage V_{th} and in the mobility β .

[Citation List]

[Patent Literature]

[0021]

[PTL 1] Japanese Unexamined Patent Application Publication No. 2008-203657

[Summary of Invention]

[Technical Problem]

[0022] In the display device 500 disclosed in Patent Literature 1, appropriate setting of mobility correction period is important. In the chart showing the operation timing of the display device 500 in FIG. 14, mobility correction using the discharge current I_{ds} starts at time T_4 at which the potential of the signal line SL is changed from the reference voltage V_{ref} to the signal voltage V_{sig} , and mobility correction is completed at time T_5 at which the sampling transistor 506 is turned OFF.

[0023] However, according to the display device 500 disclosed in Patent Literature 1, the mobility correction period varies in the pixel array unit 501 due to wiring delay of the scanning line WS. Hereinafter, the variation in the mobility correction period is described with reference to FIG. 16.

[0024] FIG. 16 is a diagram showing variation in the mobility correction period in the display device disclosed in Patent Literature 1. In the enlarged view of region R of FIG. 14 shown in FIG. 16, time T_4 at which the mobility correction period starts is the time when the signal potential V_{sig} of the signal line SL rises. On the other hand, time T_5 at which the mobility correction period ends is the time when the voltage of the scanning line WS falls. Due to the wiring delay of the scanning line WS, the voltage waveform of the scanning line WS at point P which is closer to the light scanner 504 is a square wave (dashed line in FIG. 16) which reflects the driving voltage of the light scanner 504. On the other hand, the voltage waveform of the scanning line WS at point Q which is farther from the light scanner 504 includes, at the time of rising and falling, waveform rounding (solid line in FIG. 16) which depends on time constant. The signal voltage V_{sig} rises at time T_4 , and is applied for each of the scanning lines SL arranged for each pixel column. For this reason, the start time of the mobility correction does not vary with the pixel unit because of the wiring delay of the scanning line SL. Further, time T_5 is the time when the voltage between the gate and the source of the sampling transistor 506 reaches the threshold voltage of the sampling transistor 506. At time T_5 , for example, scanning voltage V_{ws} applied to the gate of the sampling transistor 506 falls to the potential which is the sum of the source potential V_{sig} of the sampling transistor 506 and the threshold voltage of the sampling transistor 506. Accordingly, the end time of the mobility correction is different at point P and point Q. The mobility correction period from T_4 to T_5 is T_0 at the point P as shown in FIG. 16, and is T at the point Q as shown in FIG. 16. The difference between the mobility correction period T_0 at point P and the mobility correction period T at point Q is ΔT that corresponds to the rounding of the voltage waveform of the scanning line WS at the time of falling. As described, due to the wiring delay of the scanning line WS, the mobility correction period T does not actually become the design value T_0 of the correction period, which results in causing the variations among the pixel units.

[0025] Further, as described above, the end time of mobility correction is, for example, the time when the scanning voltage V_{ws} applied to the gate of the sampling transistor 506 falls to the potential which is the sum of the source potential V_{sig} of the sampling transistor 506 and the threshold voltage of the sampling transistor 506. Accordingly, the mobility correction period T varies depending on the magnitude of the signal voltage V_{sig} . Hence, there is a problem that when a wiring delay of the scanning line WS exists, the stated variation in the mobility correction period caused due to the changes in the signal voltage V_{sig} , which is the video signal, is different among the pixel units. To be more specific, the amount of variation in the mobility correction period T is not constant among the pixel units with respect to a change in the shade of gray to be displayed. This may result in the variations in current of a panel surface, causing poor shading.

[0026] In view of the stated problem, the present invention has an object to provide a display panel device and a display device which suppresses the variation in the mobility correction caused due to a wiring delay with respect to all writing voltages, and a control method thereof.

[Solution to Problem]

[0027] In order to achieve the above object, a display panel device according to an aspect of the present invention includes: a luminescence element including a first luminescence electrode and a second luminescence electrode; a first capacitor including a first capacitor electrode and a second capacitor electrode that holds a capacitor voltage; a driver including a gate electrode, a drain electrode, and a source electrode that drives the luminescence element to produce a luminescence by allowing a drain current corresponding to the capacitor voltage to flow through the luminescence element, the gate electrode being connected to the first capacitor electrode, the source electrode being connected to the first luminescence electrode and the second capacitor electrode; a first power line that determines a potential of the drain electrode of the driver; a second power line electrically connected to the second luminescence electrode; a data line that supplies a signal voltage to the first capacitor; a first switch switchably interconnecting the data line and the first capacitor electrode; a second switch switchably interconnecting the first power line and the drain electrode of the driver;

and a controller that controls the first switch and the second switch, wherein the controller is configured to: turn ON the second switch to interconnect the first power line and the drain electrode of the driver, and, when the second switch is in an ON state, turn ON the first switch to interconnect the data line and the first capacitor electrode to supply the signal voltage to the first capacitor and flow a current between the source electrode of the driver and the second capacitor electrode; and turn OFF the second switch after an elapse of a predetermined time period after the signal voltage is supplied to the first capacitor to cause non-conduction between the first power line and the drain electrode of the driver to stop the flow of the current between the source electrode of the driver and the second capacitor electrode, whereby a charge accumulated in the first capacitor is discharged when the current flows between the source electrode of the driver and the second capacitor electrode during the predetermined time period.

[Advantageous Effects of Invention]

[0028] With the display panel device, the display device, and the control method thereof in the present invention, the influence due to the wiring delay can be lowered by reducing the variation caused in the mobility correction period corresponding to the shade of gray to be displayed. Accordingly, the variation in the mobility correction can be suppressed with respect to all shades of gray.

[Brief Description of Drawings]

[0029]

[Fig. 1]

FIG. 1 is a block diagram showing an electrical configuration of a display panel device according to the present invention.

[Fig. 2]

FIG. 2 is a diagram showing a circuit configuration of a luminescence pixel included in a display unit and connections with the surrounding circuits according to Embodiment 1 of the present invention.

[Fig. 3]

FIG. 3 is a chart showing operation timings in a method of controlling the display panel device according to Embodiment 1 of the present invention.

[Fig. 4]

FIG. 4 is a diagram showing state transition of the pixel circuit included in the display panel device according to Embodiment 1 of the present invention.

[Fig. 5]

FIG. 5 is a diagram showing comparison of mobility correction period between the display panel device according to the present invention and the conventional method.

[Fig. 6]

FIG. 6 is a diagram showing calculation parameter for the mobility correction period in the conventional display device.

[Fig. 7]

FIG. 7 is a diagram showing calculation parameter for the mobility correction period in the display panel device according to the present invention.

[Fig. 8A]

FIG. 8A is a graph showing time constant dependency of the mobility correction period calculated by a conventional determination method of the mobility correction period.

[Fig. 8B]

FIG. 8B is a graph showing time constant dependency of the mobility correction period calculated by a determination method of the mobility correction period of the display panel device according to the present invention.

[Fig. 9]

FIG. 9 is a diagram showing a circuit configuration of a luminescence pixel included in a display unit and connections with the surrounding circuits according to Embodiment 2 of the present invention.

[Fig. 10]

FIG. 10 is a chart showing operation timings in a method of controlling the display panel device according to Embodiment 2 of the present invention.

[Fig. 11]

FIG. 11 is a diagram showing state transition of the pixel circuit included in the display panel device according to Embodiment 2 of the present invention.

[Fig. 12]

FIG. 12 is an external view of a thin flat TV including an embedded display panel device according to the present

invention.

[Fig. 13]

FIG. 13 is a diagram showing a circuit configuration of a pixel unit in a conventional display device disclosed in Patent Literature 1.

[Fig. 14]

FIG. 14 is a chart showing operation timing of the conventional display device disclosed in Patent Literature 1.

[Fig. 15]

FIG. 15 is a graph showing characteristics of discharge current of a capacitor in a mobility correction period.

[Fig. 16]

FIG. 16 is a diagram showing variation in the mobility correction period in the display device disclosed in Patent Literature 1.

[Description of Embodiments]

[0030] A display panel device according to an implementation of the present invention includes: a luminescence element including a first luminescence electrode and a second luminescence electrode; a first capacitor including a first capacitor electrode and a second capacitor electrode that holds a capacitor voltage; a driver including a gate electrode, a drain electrode, and a source electrode that drives the luminescence element to produce a luminescence by allowing a drain current corresponding to the capacitor voltage to flow through the luminescence element, the gate electrode being connected to the first capacitor electrode, the source electrode being connected to the first luminescence electrode and the second capacitor electrode; a first power line that determines a potential of the drain electrode of the driver; a second power line electrically connected to the second luminescence electrode; a data line that supplies a signal voltage to the first capacitor; a first switch switchably interconnecting the data line and the first capacitor electrode; a second switch switchably interconnecting the first power line and the drain electrode of the driver; and a controller that controls the first switch and the second switch, wherein the controller is configured to: turn ON the second switch to interconnect the first power line and the drain electrode of the driver, and, when the second switch is in an ON state, turn ON the first switch to interconnect the data line and the first capacitor electrode to supply the signal voltage to the first capacitor and flow a current between the source electrode of the driver and the second capacitor electrode; and turn OFF the second switch after an elapse of a predetermined time period after the signal voltage is supplied to the first capacitor to cause non-conduction between the first power line and the drain electrode of the driver to stop the flow of the current between the source electrode of the driver and the second capacitor electrode, whereby a charge accumulated in the first capacitor is discharged when the current flows between the source electrode of the driver and the second capacitor electrode during the predetermined time period.

[0031] According to the implementation, the second switch is controlled so that conduction is caused between the first power line and the drain electrode of the driver. Then, in the state where conduction is caused between the source electrode of the driver and the second capacitor electrode of the first capacitor, the first switch is controlled so that the signal voltage is supplied to the first capacitor electrode of the first capacitor, and that the discharge current flows between the source electrode of the driver and the second capacitor electrode of the first capacitor. Accordingly, using the discharge current, the mobility correction of the driver starts at the same time of writing of the signal voltage into the first capacitor.

[0032] Then, after an elapse of predetermined time period after the signal voltage is supplied to the first capacitor electrode of the first capacitor, the second switch is turned OFF so that non-conduction is caused between the first power line and the drain electrode of the driver. As a result, the current flowing between the source electrode of the driver and the second capacitor electrode of the first capacitor stops flowing. As a result, the mobility correction of the driver using the discharge current ends.

[0033] Accordingly, start of the mobility correction of the driver using the discharge current is controlled by control of supply of the signal voltage to the first capacitor. On the other hand, end of the mobility correction of the driver using the discharge current is controlled by control of the second switch. This is performed separately from the control of supply of the signal voltage to the first capacitor. More specifically, the controls of start and end of the mobility correction of the driver using the discharge current are performed through controls of different switches. Therefore, it is possible to precisely control predetermined time period from when the signal voltage starts to be supplied to the first capacitor electrode of the first capacitor by controlling the first switch until the discharge current flowing between the source electrode of the driver and the second capacitor electrode of the first capacitor is stopped by controlling the second switch. As a result, it is possible to precisely control duration during which the charge accumulated in the first capacitor is caused to be discharged using the discharge current flowing between the source electrode of the driver and the second capacitor electrode of the first capacitor, thereby precisely correcting the mobility of the driver.

[0034] Further, by starting mobility correction of the driver using the discharge current at the same time of writing of the signal voltage to the first capacitor, it is possible to reduce writing processing period of the signal voltage to the first

capacitor and processing period of mobility correction of the driver using the discharge current. This is particularly useful for a display panel device with an increased pixel count for a larger screen which does not allow enough writing period and mobility correction for each pixel.

[0035] Further, the display panel device according to the implementation of the present invention may further include a second capacitor connected to the second capacitor electrode; and a bias voltage line that supplies, to the second capacitor, a reverse bias voltage which generates, in the first capacitor, a capacitor potential difference that is greater than a driver threshold voltage of the driver, wherein the controller is further configured to: turn ON the second switch to interconnect the first power line and the drain electrode of the driver, and turn ON the first switch to supply the reverse bias voltage to the second capacitor while a fixed voltage for fixing a voltage of the first capacitor electrode is supplied from the data line, the reverse bias voltage generating, in the first capacitor, the capacitor potential difference that is greater than the driver threshold voltage; and turn ON the first switch while the driver is in an OFF state and the second switch is in the ON state to supply the signal voltage to the first capacitor electrode after the capacitor potential difference reaches the driver threshold voltage and the driver is in the OFF state.

[0036] According to the implementation, the reverse bias voltage is written into the second capacitor while the fixed voltage is being supplied for fixing the voltage of the first capacitor electrode of the first capacitor by controlling the first switch. The reverse bias voltage generates, in the first capacitor, potential difference greater than the threshold voltage of the driver. Then, there is an interval of time period longer than the time period taken for the potential difference between the first capacitor electrode and the second capacitor electrode of the first capacitor to reach the threshold voltage of the driver. As a result, charge corresponding to the threshold voltage of the driver is accumulated in the first capacitor. In addition, during this period before the threshold is reached, the source electrode of the driver is reversely biased by the second capacitor; and thus, the drain current of the driver does not flow through the luminescence element.

[0037] When the potential difference between the both end electrodes of the first capacitor becomes the threshold voltage of the driver, the drain current of the driver stops flowing. In this state, the signal voltage starts to be supplied to the first capacitor electrode of the first capacitor. Accordingly, the charge corresponding to the threshold voltage of the driver is accumulated in the first capacitor.

[0038] In this way, after the threshold voltage of the driver is held by the first capacitor, the signal voltage is supplied to the first capacitor electrode of the first capacitor; and thus, it is possible to accumulate, in the first capacitor, desired potential difference in which the video signal is reflected and the variations in characteristics of the driver are corrected. As a result, by causing the drain current corresponding to the desired potential difference to flow between the first power line and the second power line, it is possible to precisely control the luminescence amount of the luminescence element.

[0039] Further, in the display panel device according to the implementation of the present invention, it may be that the controller is further configured to: turn ON the first switch to supply the reverse bias voltage to the second capacitor while the fixed voltage for fixing the voltage of the first capacitor electrode is supplied from the data line, the reverse bias voltage generating, in the first capacitor, the capacitor potential difference that is greater than the driver threshold voltage; turn OFF the first switch; and turn ON the first switch while the driver is in the OFF state and the second switch is in the ON state to supply the signal voltage to the first capacitor electrode after the capacitor potential difference reaches the driver threshold voltage and the driver is in the OFF state.

[0040] According the implementation, the first switch is turned ON so that the reverse bias voltage is written to the second capacitor while the fixed voltage is being supplied from the data line. After the threshold voltage of the driver is held by the first capacitor, the first switch is turned OFF. Here, the voltage between the gate and the source of the driver is maintained to be the threshold voltage, and the driver is in an OFF state. In this state, the first switch is turned ON at predetermined timing so that the signal voltage starts to be supplied to the first capacitor electrode of the first capacitor. This is the start time of mobility correction. It is possible to adjust time period between the charge accumulation period of the threshold voltage to the first capacitor and the mobility correction period, by controlling the first switch.

[0041] Further, in the display panel device according to the implementation of the present invention, it may be that the fixed voltage is set such that, after the capacitor potential difference reaches the driver threshold voltage and the driver is in the OFF state, a luminescence potential difference between the first luminescence electrode and the second luminescence electrode becomes lower than a luminescence threshold voltage of the luminescence element at which the luminescence element produces the luminescence.

[0042] Using the discharge current, the mobility correction of the driver is performed in the predetermined time period from when the signal voltage is supplied to the first capacitor electrode of the first capacitor by controlling the first switch to cause the current to flow between the source electrode of the driver and the second capacitor electrode of the first capacitor until the discharge current flowing between the source electrode of the driver and the second capacitor electrode of the first capacitor is caused to stop flowing by controlling the second switch.

[0043] On the other hand, in the predetermined period, in the case where the current flows through the luminescence element and the luminescence element produces luminescence before the end of the mobility correction of the driver, the desired potential difference to be obtained by the mobility correction is not held by the first capacitor. This does not allow precise correction of the variations in luminescence among the pixels caused by the luminescence elements.

[0044] According to the aspect above, the controller controls the switch after a predetermined time period after the signal voltage is supplied to the first capacitor electrode of the first capacitor so that the discharge current flowing between the source electrode of the driver and the second capacitor electrode of the first capacitor stops. The voltage value of the fixed voltage is set in advance such that the potential difference between the first luminescence electrode and the second luminescence electrode of the luminescence element becomes, in the above mobility correction period, the voltage lower than the threshold voltage of the luminescence element at which the luminescence element starts producing luminescence. With this, the voltage at the node of the source electrode of the driver and the first luminescence electrode of the luminescence element does not exceed the threshold voltage of the luminescence element at which the luminescence element starts producing luminescence, at the same time of the supply of the signal voltage to the first capacitor electrode of the first capacitor. Therefore, the current is prevented from flowing through the luminescence element. This can prevent the luminescence element from producing luminescence before the end of the mobility correction of the driver. As a result, the variations in luminescence among the pixels can be precisely corrected.

[0045] Further, the display panel device according to the implementation of the present invention may include a third power line for supplying, to the second capacitor electrode, a reference voltage which generates, in the first capacitor, a capacitor potential difference that is greater than a driver threshold voltage of the driver; and a third switch switchably interconnecting the second capacitor electrode and the third power line, wherein the controller is further configured to: turn ON the third switch to interconnect the second capacitor electrode and the third power line to supply the reference voltage to the second capacitor electrode; turn ON the first switch to supply a fixed voltage for fixing a voltage of the first capacitor electrode from the data line, and turn ON the first switch while the second switch is in the ON state and the driver is in an OFF state to supply the signal voltage to the first capacitor electrode after the capacitor potential difference reaches the driver threshold voltage and the driver is in the OFF state.

[0046] According to the implementation, the reference voltage is supplied to the second capacitor electrode of the first capacitor by controlling the third switch, and the fixed voltage for fixing the voltage of the first capacitor electrode of the first capacitor is supplied by controlling the first switch. Then, there is an interval of time period longer than time period taken for the potential difference between the first capacitor electrode and the second capacitor electrode of the first capacitor to reach the threshold voltage of the driver. Accordingly, the potential difference between the first capacitor electrode and the second capacitor electrode of the first capacitor is set to be the threshold voltage of the driver. Further, during this period before the threshold voltage is reached, the drain current of the driver does not flow through the luminescence element because the gate electrode of the driver is set in advance to be the fixed voltage.

[0047] When the threshold voltage of the driver is held by the first capacitor, current between the drain electrode and the source electrode of the driver stops flowing. In this state, the signal voltage starts to be supplied to the first capacitor electrode of the first capacitor. As a result, the charge corresponding to the signal voltage for which the threshold voltage of the driver is corrected is accumulated in the first capacitor.

[0048] As described, after the threshold voltage of the driver is held by the first capacitor, the signal voltage is supplied to the first capacitor electrode of the first capacitor; and thus, it is possible to accumulate, in the first capacitor, desired potential difference in which the video signal is reflected and the variations in characteristics of the driver is corrected. As a result, current corresponding to the desired potential difference flows between the first power line and the second power line, allowing precise control of the luminescence amount of the luminescence element.

[0049] Further, in the display panel device according to the implementation of the present invention, it may be that the third power line is a scanning line, and the scanning line is configured to turn ON and turn OFF the first switch, and the scanning line supplies the reference voltage to turn OFF the first switch.

[0050] According to the implementation, as a preliminary step of detecting the threshold voltage of the driver, the voltage of the scanning line which controls the first switch is used as the reference voltage to be applied to the second capacitor electrode of the first capacitor. Here, the reference voltage generates, in the first capacitor, a potential difference greater than the threshold voltage of the driver by the fixed voltage supplied from the data line. Here, for the reference voltage, voltage of the scanning line used for turning OFF the first switch is used. This causes the drain current corresponding to the desired potential difference to flow between the first power line and the second power line, thereby precisely controlling the luminescence amount of the luminescence element. In addition, simplification of the pixel circuit is also possible.

[0051] Further, in the display panel device according to the implementation of the present invention, it may be that a first time constant for turning ON and turning OFF the first switch is at least equal to a second time constant for turning ON and turning OFF the second switch.

[0052] Large display panel requires wiring connections to many pixel units. This increases resistance of wiring and parasitic capacity. Therefore, in the case where control circuits are provided on both sides of the display panel, control of each switch delays in the region closer to center of the display panel compared to the end regions of the display panel.

[0053] Here, when delay amount of control of the first switch and delay amount of control of the second switch are different, the predetermined time period determined by control of the first and the second switch may vary. If such variations of predetermined time period differ in the center region and the surrounding region, mobility correction using

the discharge current also varies within the display panel. This results in variations in quality of the display image.

[0054] According to the implementation, the second time constant included in the second switch is set to be equal to or less than the first time constant included in the first switch. With this, it is possible to reduce variation in the mobility correction period from when the signal voltage is supplied to the first capacitor electrode of the first capacitor until the discharge current is stopped by controlling the second switch more, compared to conventional variation in the predetermined time period from when the signal voltage is supplied to the first capacitor electrode of the first capacitor until non-conduction is caused between the data line and the gate electrode of the driver by controlling the first switch. Accordingly, it is possible to precisely control the mobility correction period, thereby precisely correcting mobility of the driver using the discharge current.

[0055] Further, the display device according to an implementation of the present invention includes the display panel device; and a power source that supplies power to the first power line and the second power line, wherein the luminescence element further includes a luminescent layer sandwiched between the first luminescence electrode and the second luminescence electrode, and a plurality of luminescence elements including the luminescence element is arranged in a matrix pattern.

[0056] Further, the display device according to an implementation of the present invention, includes the display panel device according to Claim 1; and a power source that supplies power to the first power line and the second power line, wherein the luminescence element further includes a luminescent layer sandwiched between the first luminescence electrode and the second luminescence electrode, a pixel includes the luminescence element, the first capacitor, the driver, the first switch, and the second switch, and a plurality of pixels including the pixel are arranged in a matrix pattern.

[0057] Further, in the display device according to the implementation of the present invention, the luminescence element may be an organic electroluminescence element.

[0058] Further, a method for controlling the display device according to an implementation of the present invention, in which the display device includes: a luminescence element having a first luminescence electrode and a second luminescence electrode; a first capacitor having a first capacitor electrode and a second capacitor electrode that holds a capacitor voltage; a driver having a gate electrode, a drain electrode, and a source electrode that drives the luminescence element to produce a luminescence by allowing a drain current corresponding to the capacitor voltage to flow through the luminescence element, the gate electrode being connected to the first capacitor electrode, the source electrode being connected to the first luminescence electrode and the second capacitor electrode; a first power line that determines a potential of the drain electrode of the driver; a second power line electrically connected to the second luminescence electrode; a data line that supplies a signal voltage to the first capacitor; a first switch switchably interconnecting the data line and the first capacitor electrode; and a second switch switchably interconnecting the first power line and the drain electrode of the driver, the method comprising: turning ON the second switch to interconnect the first power line and the drain electrode of the driver, and, when the second switch is in an ON state, turning ON the first switch to interconnect the data line and the first capacitor electrode to supply the signal voltage to the first capacitor and flow a current between the source electrode of the driver and the second capacitor electrode; and turning OFF the second switch after an elapse of a predetermined time period after the signal voltage is supplied to the first capacitor to cause non-conduction between the first power line and the drain electrode of the driver to stop the flow of the current between the source electrode of the driver and the second capacitor electrode, whereby a charge accumulated in the first capacitor is discharged when the current flows between the source electrode of the driver and the second capacitor electrode during the predetermined time period.

[0059] Hereinafter, preferred embodiments in the present invention are described with reference to the drawings. In the following descriptions, the same or equivalent elements are assigned with the same reference numerals throughout the drawings, and the same descriptions are not repeated.

[Embodiment 1]

[0060] A display panel device according to the present embodiment includes: organic EL elements; capacitors; driving transistors which cause drain current corresponding to voltage held by the capacitors to flow through the organic EL elements; data lines for supplying signal voltage; selecting transistors which switch between conduction and non-conduction between the data lines and the first capacitor electrodes of the capacitors; switching transistors which switch between conduction and non-conduction between the power source lines and the drain electrodes of the driving transistors; and controllers.

[0061] The controller turns ON the switching transistor so that the selecting transistor is turned ON and that the signal voltage is supplied to the first capacitor electrode of the capacitor. As a result, the drain current flows between the source electrode of the driving transistor and the second capacitor electrode of the capacitor. Then, after an elapse of predetermined time period after the signal voltage is supplied to the first capacitor electrode of the capacitor, the switching transistor is turned OFF to cause the drain current to stop flowing. This causes the charge accumulated in the capacitor to be discharged using the current flowing between the source electrode of the driving transistor and the second capacitor

electrode of the capacitor during the predetermined time period.

[0062] With this, mobility correction of the driving transistor using the above discharge starts at the same time of writing of the signal voltage into the capacitor. After an elapse of the predetermined time period, the switching transistor is turned OFF so that the mobility correction of the driving transistor using the discharge ends. As a result, it is possible to precisely control duration during which the charge accumulated in the capacitor is caused to be discharged using the current flowing between the source electrode of the driving transistor and the second capacitor electrode of the capacitor, thereby precisely correcting the mobility of the driver.

[0063] Hereinafter, Embodiment 1 of the present invention is described with reference to the drawings.

[0064] FIG. 1 is a block diagram showing an electrical configuration of a display panel device according to the present invention. A display panel 1 in FIG. 1 includes: a control circuit 2; a bias line driving circuit 3; a scanning line driving circuit 4; a data line driving circuit 5; and a display unit 6. The display unit 6 includes luminescence pixels 10 arranged in a matrix pattern.

[0065] In addition, FIG. 2 is a diagram showing a circuit configuration of a luminescence pixel included in a display unit and connections with the surrounding circuits according to Embodiment 1 of the present invention. The luminescence pixel 10 in FIG. 2 includes: a driving transistor 11; a selecting transistor 12, an organic EL element 13; capacitors 14 and 15; a switching transistor 16; a data line 20, scanning lines 21 and 22, a bias line 23, a positive power line 24, and a negative power line 25. Further, the surrounding circuits include the bias line driving circuit 3, the scanning line driving circuit 4, and the data line driving circuit 5.

[0066] The following descriptions are given of connection relationships and functions of the structural elements shown in FIG. 1 and FIG. 2.

[0067] The control circuit 2 functions to control the bias line driving circuit 3, the scanning line driving circuit 4, and the data line driving circuit 5. The control circuit 2 converts a video signal provided from outside into a voltage signal based on correction data or the like, and provides the resultant to the data line driving circuit 5.

[0068] The scanning line driving circuit 4 is connected to the scanning lines 21 and 22, and functions as a controller which switches between conduction and non-conduction between the selecting transistor 12 and the switching transistor 16 that are included in the luminescence pixel 10 by providing a scanning signal to the scanning lines 21 and 22.

[0069] The data line driving circuit 5 is connected to the data line 20, and functions as a controller which provides signal voltage based on a video signal to the luminescence pixel 10.

[0070] The bias line driving circuit 3 is connected to the bias line 23, and functions as a controller which applies reverse bias voltage to the capacitor 15 via the bias line 23.

[0071] The display unit 6 includes luminescence pixels 10, and displays an image based on the video signal provided from outside to the display panel device 1.

[0072] The driving transistor 11 is a driver having a gate connected to a source electrode of the selecting transistor 12, a drain electrode connected to a source electrode of the switching transistor 16, and a source electrode connected to an anode electrode of the organic EL element 13. The driving transistor 11 converts voltage corresponding to the signal voltage applied between the gate and the source into drain current corresponding to the signal voltage. Subsequently, this drain current is supplied to the organic EL element 13 as signal current. The driving transistor 11 is, for example, configured with an n-type thin film transistor (n-type TFT).

[0073] The selecting transistor 12 is a first switch having a gate electrode connected to the scanning line 21, a drain electrode connected to the data line 20, and a source electrode connected to the first capacitor electrode of the capacitor 14. The selecting transistor 12 functions to determine timing at which the signal voltage and fixed voltage of the data line 20 are applied to the first capacitor electrode of the capacitor 14.

[0074] The organic EL element 13 is a luminescence element having a cathode electrode connected to a negative power line 25 that is a second power line. The organic EL element 13 produces luminescence according to the aforementioned signal current flowing from the driving transistor 11.

[0075] The capacitor 14 is a first capacitor having a first capacitor electrode connected to the gate electrode of the driving transistor 11, and a second capacitor electrode connected to the source electrode of the driving transistor 11. The capacitor 14 holds the voltage corresponding to the signal voltage supplied from the data line 20. For example, after the selecting transistor 12 is turned OFF, the capacitor 14 functions to stably hold the voltage between the gate and the source of the driving transistor 11, and to stabilize the drain current to be supplied from the driving transistor 11 to the organic EL element 13.

[0076] The capacitor 15 is a second capacitor connected between the second capacitor electrode of the capacitor 14 and the bias line 23. The capacitor 15 functions to determine the potential of the second capacitor electrode of the capacitor 14 through the application of voltage from the bias line 23, and also functions to determine the source potential of the driving transistor 11. With such functions, it is possible to generate in the capacitor 14 potential difference greater than the threshold voltage of the driving transistor 11 through application of reverse bias voltage from the bias line 23 via the capacitor 15, even if the voltage applied from the data line 20 is fixed voltage that is not signal voltage. Further, the fixed voltage is set in advance such that the voltage between the anode and the cathode of the organic EL element

13 is lower than the threshold voltage of the organic EL element 13, in a threshold voltage detection period from when the fixed voltage is supplied to the first capacitor electrode of the capacitor 14 and the reverse bias voltage is written to the capacitor 15 until predetermined time period is elapsed, and in a mobility correction period from when the signal voltage is supplied to the first capacitor electrode of the capacitor 14 until predetermined time period is elapsed. Thus, during the above periods, the drain current of the driving transistor 11 does not flow through the organic EL element 13. Accordingly, periods for correcting threshold voltage V_{th} and mobility β of the driving transistor 11 can be included before the luminescence period during which the organic EL element 13 produces luminescence.

[0077] The switching transistor 16 is a second switch having a gate electrode connected to the scanning line 22, a drain electrode connected to the positive power line 24, and a source electrode connected to the drain electrode of the driving transistor 11. The switching transistor 16 functions to determine timing at which the voltage of the positive power line 24 is supplied to the drain electrode of the driving transistor 11. Accordingly, drain current flows from the positive power line 24 to the source electrode via the drain electrode of the driving transistor 11 by turning ON the switching transistor 16 in a state where the voltage between the gate and the source of the driving transistor 11 is greater than the threshold voltage of the driving transistor 11. As a result, the switching transistor 16 is turned ON and the drain current starts to flow through the organic EL element 13. This allows the luminescence period during which the organic EL element 13 produces luminescence to start. In addition, it is possible to secure a path for current for correcting the threshold voltage and mobility of the driving transistor 11 by the drain current flowing from the source electrode of the driving transistor 11 to the second capacitor electrode of the capacitor 14. The switching transistor 16 is, for example, configured with an n-type thin transistor (n-type TFT).

[0078] In the present embodiment, an example of the switching transistor 16 configured with an n-type TFT has been described; however, the switching transistor 16 may be a p-type TFT. In the case where the switching transistor 16 is a p-type TFT, the source electrode of the switching transistor 16 is connected to the positive power line 24, and the drain electrode of the switching transistor 16 is connected to the drain electrode of the driving transistor 11.

[0079] The data line 20 is connected to the data line driving circuit 5, and to each of luminescence pixels belonging to a pixel column including the luminescence pixel 10. The data line 20 functions to supply signal voltage V_{data} which determine luminescence intensity and fixed voltage V_{reset} .

[0080] Further, the display panel device 1 includes as many data lines 20 as the number of pixel columns.

[0081] The scanning line 21 is connected to the scanning line driving circuit 4, and to each of the luminescence pixels belonging to the pixel row including the luminescence pixel 10. As a result, the scanning line 21 functions to provide timing at which the signal voltage is written to each of the luminescence pixels belonging to the pixel row including the luminescence pixel 10, and also functions to provide timing at which the fixed voltage V_{reset} is applied to the gate of the driving transistor 11 included in the luminescence pixel.

[0082] The scanning line 22 is connected to the scanning line driving circuit 4. The scanning line 22 functions to provide timing at which the voltage of the positive power line 24 is supplied to the drain electrode of the driving transistor 11, and also functions to provide timing at which a current path for correcting the threshold voltage and mobility of the driving transistor 11 is formed.

[0083] The bias line 23 is connected to the bias line driving circuit 3, and functions as a bias voltage line applying, to the second capacitor electrode of the capacitor 14 via the capacitor 15, the voltage supplied from the bias line driving circuit 3.

[0084] Further, the display panel device 1 includes as many scanning lines 21 and 22 and bias line 23 as the number of pixels rows.

[0085] Note that the positive power line 24 that is a first power line and the negative power line 25 that is a second power line are also connected to other luminescence pixels and to the voltage source.

[0086] Note that a display device which includes the display panel device 1 according to the present embodiment and the above voltage source is also an implementation of embodiments of the present invention.

[0087] Next, the following describes a control method of the display device according to the present embodiment with reference to FIG. 3 and Fig. 4.

[0088] FIG. 3 is a chart showing operation timings in a control method of the display device according to Embodiment 1 of the present invention. In FIG. 3, the horizontal axis represents time. Furthermore, in the vertical direction, waveforms of voltages generated in the scanning line 21, the scanning line 22, the bias line 23, the potential V_1 of the first capacitor electrode of the capacitor 14, the potential V_2 of the second capacitor electrode of the capacitor 14, and the data line 20 are shown from top to bottom in this order. FIG. 3 shows operations of the display device for a single pixel row. A single frame period includes a non-luminescence period and a luminescence period. Further, in the non-luminescence period, correction operations are performed on the threshold voltage V_{th} and mobility β of the driving transistor 11.

[0089] Further, FIG. 4 is a diagram showing state transition of a pixel circuit included in the display device according to Embodiment 1 of the present invention.

[0090] First, at time t_{01} , the scanning line driving circuit 4 changes the voltage level of the scanning line 21 from low to high so that the selecting transistor 12 is turned ON. As a result, fixed voltage V_{reset} is applied to the gate electrode

(V1) of the driving transistor 11 via the data line 20. Here, the switching transistor 16 is in an ON state, and the capacitor 15 is in a state where reverse bias voltage is not being applied. Accordingly, the luminescence period of a preceding frame ends. The period from time t01 to time t02 is a state where luminescence is not being produced, and corresponds to the state of reset 1 in FIG. 4.

[0091] Next, at time t02, the bias line driving circuit 3 applies reverse bias voltage to the capacitor 15 via the bias line 23. Here, the fixed voltage Vreset is continuously being supplied from the data line 20 to the first capacitor electrode of the capacitor 14. This fixed voltage Vreset and the reverse bias voltage generate potential difference greater than the threshold voltage Vth of the driving transistor 11, in both end electrodes of the capacitor 14. As a result, the driving transistor 11 is turned ON, causing the drain current to flow on a current path of the positive power line 24, the switching transistor 16, the driving transistor 11, and the second capacitor electrode of the capacitor 14. The drain current flows during the period from time t02 to t07, and the drain current stops flowing when the voltage held by the capacitor 14 becomes Vth. Accordingly, the charge corresponding to the threshold Vth is accumulated in the capacitor 14. Further, the reverse bias voltage is set in advance such that the voltage between the anode and the cathode of the organic EL element 13 is lower than the threshold voltage of the organic EL element 13 according to the relationship with the fixed voltage. Accordingly, during this period, the source electrode of the driving transistor 11 is reversely biased by the capacitor 15; and thus, the drain current does not flow through the organic EL element 13.

[0092] Next, at time t07, the scanning line driving circuit 4 changes the voltage level of the scanning line 21 from high to low so that the selecting transistor 12 is turned OFF. This stops the supply of the fixed voltage Vreset to the first capacitor electrode of the capacitor 14. Here, the voltage between the gate and the source of the driving transistor 11 is fixed to the threshold voltage Vth, and the driving transistor 11 is in an OFF state. In this state, at time t08, the selecting transistor 12 is turned ON so that the signal voltage Vdata starts to be supplied to the first capacitor electrode of the capacitor 14. In the period from time t07 to time t08, the period between the threshold voltage detection period of the driving transistor 11 and the mobility correction period can be adjusted through control of the selecting transistor 12. Further, the period from time t02 to time t08 corresponds to the state of the reset 2 + Vth detection shown in FIG. 4.

[0093] Next, at time t08, the scanning line driving circuit 4 changes the voltage level of the scanning line 21 from low to high so that the selecting transistor 12 is turned ON. Further, the data line driving circuit 5 supplies, via the data line 20, the voltage signal Vdata to the pixel row to which the luminescence pixel 10 is belonging. As a result, the signal voltage Vdata is applied to the gate electrode of the driving transistor 11 via the data line 20. Here, the switching transistor 16 is in an ON state, and the capacitor 15 is in a state where the reverse bias voltage is being applied. Accordingly, the signal voltage Vdata is supplied to the first capacitor electrode of the capacitor 14 in a state where conduction is caused between the positive power line 24 and the drain electrode of the driving transistor 11. This causes discharge current to flow between the source electrode of the driving transistor 11 and the second capacitor electrode of the capacitor 14. With this, at the same time of writing of the signal voltage to the capacitor 14, mobility correction of the driving transistor 11 starts using the discharge current path of the positive power line 24, the switching transistor 16, the driving transistor 11, and the second capacitor electrode of the capacitor 14.

[0094] Next, at time t09, the scanning line driving circuit 4 changes the voltage level of the scanning line 22 from high to low so that the switching transistor 16 is turned OFF. More specifically, non-conduction is caused between the positive power line 24 and the drain electrode of the driving transistor 11. As a result, the discharge current stops flowing, which ends the mobility correction of the driving transistor 11 using the discharge current. The period from time t08 to time t09 corresponds to the state of writing + mobility correction shown in FIG. 4.

[0095] In the period from time t08 to time t09, the control of start of mobility correction of the driving transistor 11 using the discharge current is performed by control of supply of the signal voltage Vdata to the capacitor 14. On the other hand, the control of end of the mobility correction of the driving transistor 11 using the discharge current is performed by the control of the switching transistor 16. This is performed separately from the control of supply of the signal voltage Vdata to the capacitor 14. More specifically, the controls of start and end of the mobility correction of the driving transistor 11 using the discharge current are performed by control of different switches. Therefore, it is possible to precisely control the mobility correction period from when the signal voltage Vdata starts to be supplied to the first capacitor electrode of the capacitor 14 until the discharge current stops flowing through the control of the switching transistor 16. As a result, it is possible to precisely control duration during which the charge accumulated in the capacitor 14 is caused to be discharged using the current flowing between the source electrode of the driving transistor 11 and the second capacitor electrode of the capacitor 14, thereby precisely correcting the mobility of the driving transistor 11. By using the control of the switching transistor 16 for determining the end time of the mobility correction, the mobility correction period can be precisely controlled because of the reasons which will be described later with reference to FIG. 5.

[0096] Further, in the mobility correction period from when the signal voltage Vdata is supplied to the first capacitor electrode of the capacitor 14 (time t08) until conduction is caused between the positive power line 24 and the drain electrode of the driving transistor 11 (time t09), the voltage value of the fixed voltage Vreset is set in advance such that the voltage at the node of the source electrode of the driving transistor 11 and the first luminescence electrode of the organic EL element 13 is lower than the threshold voltage of the organic EL element 13. With this, the voltage between

the anode and the cathode of the organic EL element 13 does not exceed the threshold voltage of the organic EL element 13 at the same time when the signal voltage Vdata that is a component changed from the fixed voltage Vreset is supplied to the first capacitor electrode of the capacitor 14. Therefore, it is possible to prevent the current from flowing through the organic EL element 13. This can prevent the organic EL element 13 from producing luminescence before the end of the mobility correction of the driving transistor 11. As a result, the variations in luminescence among the pixels caused by the organic EL elements 13 can be precisely corrected.

[0097] Further, by starting mobility correction of the driving transistor 11 using the discharge current at the same time of writing of the signal voltage Vdata to the capacitor 14, it is possible to reduce writing processing period of the signal voltage Vdata to the capacitor 14 and processing period of mobility correction of the driving transistor 11 using the discharge current. This is particularly useful for a display panel device with an increased pixel count for a larger screen which does not allow enough writing period and mobility correction for each pixel.

[0098] Next, at time t10, the scanning line driving circuit 4 changes the voltage level of the scanning line 21 from high to low so that the selecting transistor 12 is turned OFF. This stops the supply of the signal voltage Vdata to the first capacitor electrode of the capacitor 14.

[0099] Next, at time t11, the scanning line driving circuit 4 changes the voltage level of the scanning line 22 from low to high so that the selecting transistor 16 is turned ON. More specifically, conduction is caused between the positive power line 24 and the drain electrode of the driving transistor 11. This causes the drain current corresponding to the voltage (V1-V2) held by the capacitor 14 to flow through the organic EL element 13, starting luminescence of the organic EL element 13. Here, the voltage (V1-V2) held by the capacitor 14 has a value of the signal voltage Vdata obtained by correcting the signal voltage Vdata using the threshold voltage Vth and the mobility β .

[0100] Finally, the bias line driving circuit 3 releases the reverse bias voltage to the capacitor 15 via the bias line 23. Then, the next frame operation is made ready. Here, the potential of the capacitor 14 varies according to the changes of the voltage of the bias line 23; however, the potential difference between the both end electrodes of the capacitor 14 is made to be a constant value. Thus, the drain current determined by the voltage between the gate and the source of the driving transistor 11 does not vary, thereby not causing change in the intensity of luminescence. The period after time t11 corresponds to the state of luminescence shown in FIG. 4.

[0101] Next, the following describes reasons that the mobility correction period can be precisely controlled in the display panel device and the display device according to the present invention by using the control of the switching transistor 16 for determining the end time of the mobility correction.

[0102] FIG. 5 is a diagram showing comparison of mobility correction period between the display panel device according to the present invention and the display panel device of the conventional method.

[0103] As described earlier, in the conventional method, the start time of the mobility correction period is the time when the selecting transistor is turned OFF in advance, the potential of the data line is switched from the fixed voltage Vreset to the signal voltage Vdata, and the signal voltage Vdata starts to be applied to the gate electrode of the driving transistor. On the other hand, the end time of the mobility correction period is the time when the selecting transistor is switched from its ON state to its OFF state after a predetermined discharge is performed.

[0104] As shown in FIG. 5, at the end time of the mobility correction period, due to wiring delay of the scanning line, the voltage waveform of the scanning line 21 or 22 at point P (shown in FIG. 16) which is closer to the scanning line driving circuit 4 is a square wave (dashed line in FIG. 5) which reflects the driving voltage of the scanning line driving circuit 4. On the other hand, the voltage waveform of the scanning line 21 or 22 at point Q (shown in FIG. 16) which is farther from the scanning line driving circuit 4 includes, at the time of rising and falling, waveform rounding (solid line in FIG. 5) which depends on time constant. In such a state, the end time of the mobility correction of the conventional method is, for example, in the pixel circuit shown in FIG. 2, the time when the voltage between the gate and the source of the selecting transistor 12 reaches the threshold voltage Vth21 of the selecting transistor 12. More specifically, it is the time when the scanning voltage V21 applied to the gate electrode of the selecting transistor 12 falls to the potential that is the sum of the V1 which is the source potential of the selecting transistor 12 and the threshold voltage Vth21. Therefore, the end time of the mobility correction is different at point P and point Q. While the maximum value of the mobility correction period is T0 shown in FIG. 5 at point P, it is T0 + $\Delta T1$ shown in FIG. 5 at point Q. Further, at point Q, the variation in the mobility correction period caused from the change in the shade of gray is $\Delta T1$. This is because, for example, when the signal voltage Vdata varies from 1V to 7V due to the change in the shade of gray and thus has a variation range of 6V, this means that the potential of the V1 also has the variation range of 6V. On the other hand, at point P, the variation in the mobility correction period caused from the change in the shade of gray is almost 0. The variation $\Delta T1$ in the mobility correction period at point Q depends on the distance from the scanning line driving circuit 4, that is, the delay amount of the scanning line. Thus, the variation in the mobility correction period caused from the change in the shade of gray is different for each luminescence pixel.

[0105] In the display panel device and the method of controlling the same according to Embodiment 1 of the present invention, the end time of the mobility correction is set to be the time when the switching transistor 16 is switched from its ON state to its OFF state, but not the time when the selecting transistor 12 is switched from its ON state to its OFF

state. More specifically, the end time of the mobility correction is, for example, when the scanning voltage V22 applied to the gate electrode of the switching transistor 16 falls to the potential which is the sum of the V3 (shown in FIG. 2) that is the source potential of the switching transistor 16 and the threshold voltage Vth22 of the switching transistor 16. Therefore, the end time of the mobility correction at point Q is $T_0 + \Delta T_2$ shown in FIG. 6. Further, at point Q, the variation in the mobility correction period caused from the change in the shade of gray is 0. This is because, for example, even when the signal voltage Vdata varies from 1V to 7V due to the change in the shade of gray and has a variation range of 6V, this means that the potential of the V3 becomes the potential of the positive power line 24, and does not have the variation range.

[0106] Accordingly, the delay amount ΔT_2 in the mobility correction period at point Q in the present invention also differs depending on the distance from the scanning line driving circuit 4, that is, the delay amount of the scanning line. However, for example, the variation range of V1 is 6V, whereas, the variation range of V3 is 0; and thus, the variation in the mobility correction period caused due to the change in the shade of gray at point Q in the present invention can be suppressed significantly compared to the variation ΔT_1 in the mobility correction period caused due to the change in the shade of gray at point Q in the conventional method.

[0107] With the display panel device, the display device, and the control method thereof according to an implementation of the present invention, the influence due to the wiring delay can be lowered by reducing the variation in the mobility correction period with respect to a shade of gray to be displayed. Accordingly, the variation in the mobility correction can be suppressed in all shades of gray.

[0108] Next, descriptions are given of the advantageous effects of the display panel device, the display device, and the control method thereof in the first embodiment of the present invention. The effects are produced through calculation of the mobility correction period from the transient characteristics of the scanning signal.

[0109] FIG. 6 is a diagram showing calculation parameter for the mobility correction period in the conventional method. As in the timing chart shown in FIG. 14, the scanning line WS which corresponds to the scanning line 21 is turned ON at time T2 in advance. The time when the signal voltage Vdata is applied from the data line 20 to the gate electrode of the driving transistor 11 at time T4 is the start time of the mobility correction period. Further, as described above, the end time of the mobility correction of the conventional method is the time when the selecting transistor 12 (corresponding to the sampling transistor 506 in FIG. 14) is switched from its ON state to its OFF state by the potential difference between the source electrode of the selecting transistor 12 and scanning signal $V1\downarrow(t)$ decreasing to the threshold voltage Vth21 of the selecting transistor 12. Therefore, the end time of the mobility correction period in the conventional method delays by $\Delta T1\downarrow$ due to the time constant of the selecting transistor 12 with respect to the design value of the end time of the mobility correction period. Accordingly, the mobility correction period T in the conventional display device can be expressed by the following equation.

[0110]

[Equation 1]

$$T = T_0 + \Delta T1\downarrow \quad (\text{Equation 1})$$

[0111] Further, the transient characteristics $V1\downarrow(t)$ of the voltage at the gate electrode of the selecting transistor 12 when the selecting transistor 12 is switched to its OFF state, that is, when the scanning signal of the scanning line 21 is changed from the high level of V1H to the low level of V1L, can be expressed by the following equation.

[0112]

[Equation 2]

$$V1\downarrow(t) = (V1L - V1H) \cdot \left(1 - \exp\left(-\frac{t}{\tau_1}\right) \right) + V1H \quad (\text{Equation 2})$$

[0113] In the above equation 2, let the time at which the scanning line driving circuit 4 applies the scanning signal V1L to the scanning line 21 be $t=0$. Here, the time when selecting transistor 12 is switched from its ON state to OFF state according to the scanning signal is the time when the potential difference between the voltage $V1\downarrow(t)$ at the gate electrode of the selecting transistor 12 and Vdata that is the potential of the source electrode of the selecting transistor 12 becomes the threshold voltage Vth21 of the selecting transistor 12.

[0114]

[Equation 3]

$$V_{gs} = (V_{1L} - V_{1H}) \cdot \left(1 - \exp\left(-\frac{\Delta T_{1\downarrow}}{\tau_1}\right) \right) + V_{1H} - V_{data} = V_{th21} \quad (\text{Equation 3})$$

[0115] This state can be expressed by the above equation.

[0116] FIG. 8A is a graph showing time constant dependence of the mobility correction period calculated by a conventional determination method of the mobility correction period. The horizontal axis represents time constant τ_1 for turning ON and OFF the selecting transistor 12, and the vertical axis represents the ratio of the delay time $\Delta T_{1\downarrow}$ of the mobility correction period to the design value T_0 of the mobility correction period. More specifically, the horizontal axis indicates that the greater the time constant τ_1 is, the farther the pixel circuit is located from the scanning line driving circuit. The graph shown in FIG. 8A indicates the relationship between time constant τ_1 and $\Delta T_{1\downarrow}/T_0$ calculated from the equation 3 where V_{data} are 1.5V, 3.5V, 5V, and 7V. As shown in FIG. 8A, $\Delta T_{1\downarrow}/T_0$ monotonically increases according to the increase of time constant τ_1 . More specifically, the greater the distance from the scanning line driving circuit is, the farther the mobility correction period is from the design value. Further, it is shown that the greater the V_{data} is, the farther the mobility correction period is from the design value.

[0117] FIG. 7 is a diagram showing calculation parameter for the mobility correction period in the display panel device according to the present invention. In the present embodiment, as shown in the timing chart in FIG. 3, the start time of the mobility correction period is the time when the signal voltage V_{data} is applied from the data 20 to the gate electrode of the driving transistor 11 via the selecting transistor 12 and the potential of the gate electrode exceeds the sum of the threshold voltage V_{th21} of the selecting transistor 12 and the fixed voltage V_{reset} at time t_{08} when the selecting transistor 12 is turned ON. Thus, the start time of the mobility correction period is the time at which the difference between the V_{reset} that is the potential of V_1 before time t_{08} and the scanning signal is greater than V_{th21} . Further, the end time of the mobility correction period in the present invention is the time when the switching transistor 16 whose potential of the source electrode will become V_3 (shown in FIG. 2) is switched from its ON state to its OFF state. Therefore, the end time of the mobility correction period in the present invention delays by $\Delta T_{2\downarrow}$ due to the time constant of the switching transistor 16 compared to the design value of the end time of the mobility correction period. Accordingly, where the design value of the mobility correction period is T_0 , and the period from when the signal voltage V_{data} is applied to the gate electrode of the driving transistor 11 until the potential of the gate electrode becomes the threshold voltage V_{th21} of the selecting transistor is $\Delta T_{2\uparrow}$, the mobility correction period T of the display panel device in the present invention can be expressed as follows.

[0118] [Equation 4]

$$T = T_0 + \Delta T_{2\downarrow} - \Delta T_{2\uparrow} \cong T_0 + \Delta T_{2\downarrow} \quad (\text{Equation 4})$$

[0119] Here, $\Delta T_{2\uparrow}$ is determined by the relationship between the fixed voltage V_{reset} and the threshold voltage V_{th21} of the selecting transistor 12; and thus, $\Delta T_{2\uparrow}$ is independent of changes of the signal voltage V_{data} , and is sufficiently smaller than $\Delta T_{2\downarrow}$. Accordingly, the mobility correction period T is expressed as in right-hand side in the equation, and varies only depending on the end time of the mobility correction.

[0120] Further, when the switching transistor 16 is switched to an OFF state, that is, when the scanning signal of the scanning line 22 is changed from V_{2H} that is high level to V_{2L} that is low level, the transient characteristics $V_{2\downarrow}(t)$ of the voltage of the gate electrode of the switching transistor 16 can be expressed by the following equation.

[0121]

[Equation 5]

$$V_{2\downarrow}(t) = (V_{2L} - V_{2H}) \cdot \left(1 - \exp\left(-\frac{t}{\tau_2}\right) \right) + V_{2H} \quad (\text{Equation 5})$$

[0122] In the above equation 5, let the time at which the scanning line driving circuit 4 applies the scanning signal V_{2L} to the scanning line 22 is t=0. Here, the switching transistor 16 is switched from its ON state to its OFF state by the scanning signal V_{2L} when the potential difference between the voltage V_{2↓}(t) of the gate electrode of the switching transistor 16 and the voltage V₂₄ of the positive power line 24 that is the potential of the source electrode of the switching transistor 16 becomes the threshold voltage V_{th22} of the switching transistor 16 in the equation 6.

[0123] [Equation 6]

$$V_{gs} = (V_{2L} - V_{2H}) \cdot \left(1 - \exp\left(-\frac{\Delta T_{2\downarrow}}{\tau_2}\right) \right) + V_{2H} - V_{24} = V_{th22} \quad (\text{Equation 6})$$

[0124] This state can be expressed by the above equation.

[0125] FIG. 8B is a graph showing time constant dependence of the mobility correction period calculated by a determination method of the mobility correction period in the display panel device according to the present invention. The horizontal axis represents time constant τ_2 for turning ON and OFF the switching transistor 16, and the vertical axis represents the ratio of the delay time $\Delta T_{2\downarrow}$ of the mobility correction period to the design value T₀ of the mobility correction period. More specifically, the horizontal axis indicates that the greater the time constant τ_2 is, the farther the pixel circuit is located from the scanning line driving circuit. The graph shown in FIG. 8B shows the relationship between the time constant τ_2 and $\Delta T_{2\downarrow}/T_0$ calculated from the above equation 6 where V_{data} are 1.5V, 3.5V, 5V, and 7V. As shown in FIG. 8B, $\Delta T_{2\downarrow}/T_0$ monotonically increases according to the increase of time constant τ_2 . More specifically, the greater the distance from the scanning line driving circuit is, the farther the mobility correction period is from the design value.

[0126] However, when the characteristics of the conventional mobility correction period shown in FIG. 8A is compared with the characteristics of the mobility correction period according to the display panel device in the present invention shown in FIG. 8B, it can be seen that $\Delta T_{2\downarrow}/T_0$ of the display panel device in the present invention shown in FIG. 8B is smaller for each time constant τ_2 .

[0127] Further, it is shown that $\Delta T_{2\downarrow}/T_0$ according to the display panel device in the present invention shown in FIG. 8B does not vary according to the changes of the signal voltage V_{data}. This is evident from the fact that the above equation 6 does not include variable V_{data}.

[0128] Based on the evaluation result above, controlling the end of the mobility correction of the driving transistor 11 using discharge current by the switching transistor 16 does not involve voltage change of the source electrode which determines the timing of switching, compared to the case of control by the selecting transistor 12; and thus, the variation in the mobility correction period caused due to wiring delay can be suppressed. Accordingly, it is possible to suppress the variation in the mobility correction with respect to all writing voltage.

[0129] Further, by starting the mobility correction of the driving transistor 11 using the discharge current at the same time of writing of the signal voltage V_{data} to the capacitor 14, it is possible to reduce writing processing period of the signal voltage V_{data} to the capacitor 14 and processing period of mobility correction of the driving transistor 11 using the discharge current. This is particularly useful for a display panel device with an increased pixel count for a larger screen which does not allow enough writing period and mobility correction for each pixel.

[0130] Further, according to the present embodiment, in the correction period of the threshold voltage of the driving transistor 11, reverse bias voltage is written to the capacitor 15 while controlling the selecting transistor 12 and supplying the fixed voltage for fixing the voltage of the first capacitor electrode of the capacitor 14 from the data line 20. The reverse bias voltage and the fixed voltage generate, in the capacitor 14, potential difference greater than the threshold voltage of the driving transistor 11. Then, there is an interval of time period longer than the time period taken for the potential difference between the first capacitor electrode and the second capacitor electrode of the capacitor 14 to reach the threshold voltage of the driving transistor 11. Accordingly, the charge corresponding to the threshold voltage of the driving transistor 11 is accumulated in the capacitor 14. Further, the source electrode of the driving transistor 11 is being reversely biased by the capacitor 15 during this period before the threshold voltage is reached; and thus, the drain current of the driving transistor 11 does not flow through the organic EL element 13. Then, when the potential difference between the both end electrodes of the capacitor 14 becomes the threshold voltage of the driving transistor 11, the drain current stops flowing. In this state, the signal voltage starts to be supplied to the first capacitor electrode of the capacitor 14. As a result, the charge corresponding to the threshold voltage of the driving transistor 11 is accumulated in the capacitor 14.

[0131] As described, after the threshold voltage of the driving transistor 11 is held by the capacitor 14, the signal voltage is supplied to the first capacitor electrode of the capacitor 14; and thus, it is possible to accumulate, in the capacitor 14, desired potential difference in which the video signal is reflected and the threshold voltage of the driving transistor 11 is corrected.

[0132] Subsequently, according to the present embodiment, in the mobility correction period of the driving transistor 11, mobility correction of the driving transistor 11 is performed using the discharge current flowing from the driving transistor 11 to the second capacitor electrode of the capacitor, during the period from when the signal voltage is supplied to the first capacitor electrode of the capacitor 14 by controlling the selecting transistor 12 to cause the current to flow between the source electrode of the driving transistor 11 and the second capacitor electrode of the capacitor 14 until non-conduction is caused between the positive power line 24 and the drain electrode of the driving transistor 11 by controlling the switching transistor 16.

[0133] According to the present embodiment, the values of the fixed voltage and the reverse bias voltage are set in advance such that the anode electrode of the organic EL element 13 have voltage lower than the threshold voltage of the organic EL element 13 in the above period. Therefore, it is possible to prevent the organic EL element 13 from producing luminescence before the end of the mobility correction of the driving transistor 11. As a result, the variations in luminescence among the pixels can be precisely corrected.

[Embodiment 2]

[0134] A display panel device in the present embodiment is different from the display panel device in Embodiment 1 in the pixel circuit configuration and in the driving timing thereof. In addition, the display panel device in the present embodiment does not include the bias line driving circuit 3. The pixel circuit configuration of the pixel circuit 30 in the present embodiment differs from that of the pixel circuit 10 in Embodiment 1 in that the capacitor 15 and the bias line 23 are not included, but instead, the switching transistor 17 and the scanning line 26 are added. Hereinafter, descriptions of similarities to the circuit configuration according to Embodiment 1 are omitted, and only differences from the display device according to Embodiment 1 are described.

[0135] FIG. 9 is a diagram showing a circuit configuration of a luminescence pixel included in a display unit and connections with the surrounding circuits according to Embodiment 2 of the present invention. The luminescence pixel 30 in FIG. 9 includes: the driving transistor 11, the selecting transistor 12, the organic EL element 13, the capacitor 14, the switching transistors 16 and 17, the data line 20, the scanning lines 21, 22, and 26, the positive power line 24, and the negative power line 25. Further, the surrounding circuits include the scanning line driving circuit 4, and the data line driving circuit 5.

[0136] The following descriptions are given of connection relationships and functions of the structural elements shown in FIG. 9.

[0137] The scanning line driving circuit 4 is connected to the scanning lines 21, 22, and 26, and functions to switch conduction and non-conduction of the selecting transistor 12 and the switching transistors 16 and 17 included in the luminescence pixel 11 by outputting scanning signals to the scanning lines 21, 22, and 26, respectively.

[0138] The switching transistor 17 is a third switch connected between the second capacitor electrode of the capacitor 14 and the scanning line 21. The switching transistor 17 functions to determine timing at which the reference voltage that is the scanning signal voltage of low level of the scanning line 21 is applied to the second capacitor electrode of the capacitor 14. Further, the switching transistor 17 also functions to determine the source potential of the driving transistor 11 by the reference voltage being applied to the second capacitor electrode of the capacitor 14. With such functions, it is possible to generate, in the capacitor 14, potential difference greater than the threshold voltage of the driving transistor 11 through application of the reference voltage from the scanning line 21 via the switching transistor 17, even if the voltage applied from the data line 20 is a fixed voltage that is not a signal voltage.

[0139] Further, the fixed voltage is set in advance such that the voltage between the anode and the cathode of the organic EL element 13 becomes lower than the threshold voltage of the organic EL element 13, in the detection period of threshold voltage from when the fixed voltage is supplied to the first capacitor electrode of the capacitor 14 and the reference voltage is supplied to the second capacitor electrode of the capacitor 14 until predetermined time period is elapsed, and in the mobility correction period from when the signal voltage is supplied to the first capacitor electrode of the capacitor 14 until predetermined time period is elapsed. Thus, during the above periods, the drain current of the driving transistor 11 does not flow through the organic EL element 13. Accordingly, periods for correcting threshold voltage and mobility of the driving transistor 11 can be included before the luminescence period during which the organic EL element 13 produces luminescence.

[0140] The scanning line 21 is connected to the scanning line driving circuit 4, and to each of the luminescence pixels belonging to the pixel row including the luminescence pixel 30. Further, the scanning line 21 is connected to the second capacitor electrode of the capacitor 14 via the switching transistor 17. Consequently, the scanning line 21 functions to apply the scanning signal voltage to the second capacitor electrode of the capacitor 14 by turning ON the switching transistor 17.

[0141] The scanning line 26 is connected to the scanning line driving circuit 4, and functions to provide timing at which reference voltage that is a scanning signal of low level of the scanning line 21 is applied to the potential of the second capacitor electrode of the capacitor 14.

[0142] Note that a display device which includes the display panel device according to the present embodiment and the above voltage source is also an implementation of embodiments of the present invention.

[0143] Next, the following describes the method of controlling the display device according to the present embodiment with reference to FIG. 10 and Fig. 11.

[0144] FIG. 10 is a chart showing operation timings in a method of controlling the display device according to Embodiment 2 of the present invention. In FIG. 10, the horizontal axis represents time. Furthermore, in the vertical direction, waveforms of voltages generated in the scanning line 21, the scanning line 22, the scanning line 26, the potential V1 of the first capacitor electrode of the capacitor 14, the potential V2 of the second capacitor electrode of the capacitor 14, and the data line 20 are shown from top to bottom in this order. FIG. 10 shows operations of the display device for a single pixel row. A single frame period includes a non-luminescence period and a luminescence period. Further, correction operations for threshold voltage V_{th} and mobility β of the driving transistor 11 are performed in the non-luminescence period.

[0145] Further, FIG. 11 is a diagram showing state transition of a pixel circuit included in the display device according to Embodiment 2 of the present invention.

[0146] First, at time t_{21} , the scanning line driving circuit 4 changes the voltage level of the scanning line 21 from low to high so that the selecting transistor 12 is turned ON. As a result, fixed voltage V_{reset} is applied to the gate electrode of the driving transistor 11 via the data line 20. Here, the switching transistor 16 is in its ON state, and the switching transistor 17 is in its OFF state. Accordingly, the luminescence period of a preceding frame ends. The period from time t_{21} to time t_{22} is a state where luminescence is not being produced, and corresponds to the state of reset 1 in FIG. 11.

[0147] Next, at time t_{22} , the scanning line driving circuit 4 changes the voltage level of the scanning line 21 from high to low so that the selecting transistor 12 is turned OFF. At the same time, the voltage level of the scanning line 26 is changed from low to high so that the reference voltage V_{gL} that is a scanning signal of low level of the scanning line 21 is applied to the second capacitor electrode of the capacitor 14 via the switching transistor 17. The reference voltage V_{gL} is set in advance such that the voltage between the anode and the cathode of the organic EL element 13 is lower than the threshold voltage of the organic EL element 13.

[0148] Next, at time t_{23} , the scanning line driving circuit 4 changes the voltage level of the scanning line 26 from high to low so that the application of the reference voltage V_{gL} to the second capacitor electrode of the capacitor 14 is stopped. During the period from time t_{22} to time t_{23} , the reference voltage V_{gL} is being applied to the second capacitor electrode of the capacitor 14 and the source electrode of the driving transistor 11, and it corresponds to the state of the reset 2 in FIG. 11.

[0149] Next, at time t_{24} , the scanning line driving circuit 4 changes the voltage level of the scanning line 21 from low to high so that the fixed voltage V_{reset} is applied from the data line 20 to the first capacitor electrode of the capacitor 14. At this time, the fixed voltage V_{reset} applied to the first capacitor electrode of the capacitor 14 and the reference voltage V_{gL} that had already been applied to the second capacitor electrode of the capacitor 14 at time t_{22} generate, in the capacitor 14, potential difference greater than the threshold voltage V_{th} of the driving transistor 11. As a result, the driving transistor 11 is turned ON, causing the drain current of the driving transistor 11 to flow on a current path of the positive power line 24, switching transistor 16, the driving transistor 11, and the second capacitor electrode of the capacitor 14. The drain current flows during the period from time t_{24} to t_{27} , and the drain current stops flowing when the voltage held by the capacitor 14 becomes V_{th} . Accordingly, the charge corresponding to the threshold V_{th} is accumulated in the capacitor 14. Further, at the end of this period, the source electrode of the driving transistor 11 becomes ($V_{reset} - V_{th}$) due to the drain current, but the drain current does not flow through the organic EL element 13 since the fixed voltage V_{reset} is set in advance to be lower than the threshold voltage of the organic EL element 13.

[0150] Next, at time t_{27} , the scanning line driving circuit 4 changes the voltage level of the scanning line 21 from high to low so that the selecting transistor 12 is turned OFF. This stops the supply of the fixed voltage V_{reset} to the first capacitor electrode of the capacitor 14. Here, the voltage between the gate and the source of the driving transistor 11 is maintained to be the threshold voltage V_{th} , and the driving transistor 11 is in an OFF state. In this state, at time t_{28} , the selecting transistor 12 is turned ON so that the signal voltage V_{data} starts to be supplied to the first capacitor electrode of the capacitor 14. In the period from time t_{27} to time t_{28} , the period between the detection period of the threshold voltage of the driving transistor 11 and the mobility correction period can be adjusted through control of the selecting transistor 12. Further, the period from time t_{24} to time t_{28} corresponds to the state of the V_{th} detection in FIG. 11.

[0151] Next, at time t_{28} , the scanning line driving circuit 4 changes the voltage level of the scanning line 21 from low to high so that the selecting transistor 12 is turned ON. Further, the data line driving circuit 5 supplies, via the data line 20, the signal voltage V_{data} to the pixel row to which the luminescence pixel 30 is belonging. As a result, the signal voltage V_{data} is applied to the gate electrode of the driving transistor 11 via the data line 20. Here, the switching transistor 16 is in an ON state. Accordingly, the signal voltage V_{data} is supplied to the first capacitor electrode of the capacitor 14 while conduction is caused between the positive power line 24 and the drain electrode of the driving transistor 11. This causes current to flow between the source electrode of the driving transistor 11 and the second capacitor electrode of the capacitor 14. With this, at the same time of writing of the signal voltage to the capacitor 14, mobility correction of the

driving transistor 11 starts using the discharge current path of the positive power line 24, the switching transistor 16, the driving transistor 11, and the second capacitor electrode of the capacitor 14.

[0152] Next, at time t29, the scanning line driving circuit 4 changes the voltage level of the scanning line 22 from high to low so that the switching transistor 16 is turned OFF. More specifically, non-conduction is caused between the positive power line 24 and the drain electrode of the driving transistor 11. This ends the mobility correction of the driving transistor 11 using the discharge current. The period from time t28 to time t29 corresponds to the state of writing + mobility correction shown in FIG. 11.

[0153] During the period from time t28 to time t29, the start of mobility correction of the driving transistor 11 using the discharge current is controlled by the control of supply of the signal voltage Vdata to the capacitor 14. On the other hand, the control of end of the mobility correction of the driving transistor 11 using the discharge current is performed by the control of the switching transistor 16. This is performed separately from the control of supply of the signal voltage Vdata to the capacitor 14. More specifically, the controls of start and end of the mobility correction of the driving transistor 11 using the discharge current are performed by control of different switches. Therefore, it is possible to precisely control the mobility correction period from when the signal voltage Vdata starts to be supplied to the first capacitor electrode of the capacitor 14 until the discharge current stops flowing through the control of the switching transistor 16. As a result, it is possible to precisely control duration during which the charge accumulated in the capacitor 14 is caused to be discharged using the current flowing between the source electrode of the driving transistor 11 and the second capacitor electrode of the capacitor 14, thereby precisely correcting the mobility of the driving transistor 11.

[0154] The reasons that the mobility correction period can be precisely controlled with the circuit configuration and the control method according to the present embodiment is the same as described in Embodiment 1 with reference to FIG. 5.

[0155] Further, in the mobility correction period from when the signal voltage Vtada is supplied to the first capacitor electrode of the capacitor 14 (time t28) until non-conduction is caused between the positive power line 24 and the drain electrode of the driving transistor 11 (time t29), the voltage value of the fixed voltage Vreset is set in advance such that the voltage between the anode and the cathode of the organic EL element 13 is lower than the threshold voltage of the organic EL element 13. With this, simply supplying the signal voltage Vdata that is a component changed from the fixed voltage Vreset to the first capacitor electrode of the capacitor 14 in a state where conduction is caused between the positive power line 24 and the drain electrode of the driving transistor 11 does not cause the voltage between the anode and the cathode of the organic EL element 13 to exceed the threshold voltage of the organic EL element 13. Therefore, it is possible to prevent the current from flowing through the organic EL element 13. This can prevent the organic EL element 13 from producing luminescence before the end of the mobility correction of the driving transistor 11. As a result, the variations in luminescence among the pixels caused by the organic EL elements 13 can be precisely corrected.

[0156] Further, by starting mobility correction of the driving transistor 11 using discharge at the same time of writing of the signal voltage Vdata to the capacitor 14, it is possible to reduce writing processing period of the signal voltage Vdata to the capacitor 14 and processing period of mobility correction of the driving transistor 11 using the discharge current. This is particularly useful for a display panel device with an increased pixel count for a larger screen which does not allow enough writing period and mobility correction for each pixel.

[0157] Next, at time t30, the scanning line driving circuit 4 changes the voltage level of the scanning line 21 from high to low so that the selecting transistor 12 is turned OFF. This stops the supply of the signal voltage Vdata to the first capacitor electrode of the capacitor 14.

[0158] Next, at time t31, the scanning line driving circuit 4 changes the voltage level of the scanning line 22 from low to high so that the switching transistor 16 is turned ON. More specifically, conduction is caused between the source electrode of the driving transistor 11 and the second capacitor electrode of the capacitor 14. This causes the driving current corresponding to the voltage (V1-V2) held by the capacitor 14 to flow through the organic EL element 13, starting luminescence of the organic EL element 13. Here, the voltage (V1-V2) held by the capacitor 14 is the voltage which is obtained by correcting the signal voltage Vdata using the threshold voltage Vth and the mobility β . The period after time t31 corresponds to the state of luminescence shown in FIG. 11.

[0159] The advantageous effects of the display panel device, the display device, and the method of controlling the same according to Embodiment 2 of the present invention that are obtained by calculating the mobility correction period from the transient characteristics of the scanning signal are the same as those described in Embodiment 1 with FIG. 8B.

[0160] According to the present embodiment, the voltage of the source electrode for determining the timing of switching can be fixed by controlling the switching transistor 16 for controlling the end of mobility correction of the driving transistor 11 using the discharge current compared to the case of controlling the selecting transistor 12. This allows suppression of the variation in the mobility correction caused due to wiring delay with respect to all writing voltage.

[0161] Further, by starting mobility correction of the driving transistor 11 using the discharge current at the same time of writing of the signal voltage Vdata to the capacitor 14, it is possible to reduce writing processing period of the signal voltage Vdata to the capacitor 14 and processing period of mobility correction of the driving transistor 11 using the discharge current. This is particularly useful for a display panel device with an increased pixel count for a larger screen

which does not allow enough writing period and mobility correction for each pixel.

[0162] Further, according to the present embodiment, the reference voltage V_{gL} is supplied to the second capacitor electrode of the capacitor 14 by controlling the switching transistor 17, and the fixed voltage for fixing the voltage of the first capacitor electrode of the capacitor 14 is supplied by controlling the selecting transistor 12. Then, there is an interval of time period taken for the potential difference between the first capacitor electrode and the second capacitor electrode of the capacitor 14 to reach the threshold voltage of the driving transistor 11. As a result, the threshold voltage of the driving transistor 11 is held by the capacitor 14. Further, during the period before the threshold is reached, the source electrode of the driving transistor 11 is defined in the relationship between the fixed voltage V_{reset} and the reference voltage V_{gL} ; and thus, the drain current of the driving transistor 11 does not flow through the organic EL element 13. Then, when the potential difference between the both end electrodes of the capacitor 14 becomes the threshold voltage of the driving transistor 11, the drain current stops flowing. In this state, the signal voltage starts to be supplied to the first capacitor electrode of the capacitor 14. As a result, the charge corresponding to the threshold voltage of the driving transistor 11 is accumulated in the capacitor 14.

[0163] Further, the reference voltage V_{gL} applied to the second capacitor electrode of the capacitor 14 as a previous step for detecting the threshold voltage of the driving transistor 11 is set to be low voltage of the scanning line 21 for controlling the selecting transistor 12. Here, the reference voltage V_{gL} and the fixed voltage V_{reset} generate, in the capacitor 14, the potential difference greater than the threshold voltage of the driving transistor 11. Further, the fixed voltage V_{reset} is set in advance such that the voltage of the first luminescence electrode of the organic EL element 13 is lower than the threshold voltage of the organic EL element 13 in the mobility correction period. Therefore, even if conduction is caused between the source electrode of the driving transistor 11 and the second capacitor electrode of the capacitor 14 in the mobility correction period, it is possible to prevent the organic EL element 13 from producing luminescence before the end of the mobility correction of the driving transistor 11. This causes the drain current corresponding to the desired potential difference to flow through the organic EL element, thereby precisely controlling the luminescence amount of the organic EL element. In addition, simplification of the pixel circuit is also possible.

[0164] Embodiments 1 and 2 have been described above. It is to be noted that the display panel device, the display device, and the method of controlling the same according to the present invention is not limited to the above-mentioned embodiments. The present invention should be appreciated as including: other embodiments implemented by combining arbitrary structural elements in Embodiments 1 and 2; variations that a person skilled in the art would arrive at by modifying Embodiments 1 and 2 and their variations within the scope of the present invention; and various devices in which a display panel device according to the present invention is embedded.

[0165] For example, the present invention includes a display device including the display panel device in Embodiment 1 or 2 and a power source for supplying power to the positive power line 24 and the negative power line 25, in which the organic EL element includes a luminescence layer sandwiched between the anode and the cathode, and at least a plurality of luminescence pixels are arranged in a matrix pattern.

[0166] Further, in Embodiments 1 and 2, it is preferable that the first time constant for turning ON and OFF the selecting transistor 12 is greater than the second time constant for turning ON and OFF the switching transistor 16.

[0167] Large display panel requires wiring connections to many pixel units. This increases resistance of wiring and parasitic capacity. Therefore, in the case where control circuits are provided on both sides of the display panel, control of each switch delays in the region closer to center of the display panel compared to the end regions of the display panel.

[0168] Here, if the time constant for controlling the switching transistor 16 is greater than the time constant for controlling the selecting transistor 12, the suppression of the variations in the mobility correction period described in Embodiments 1 and 2 may not be achieved. According to the condition of the time constant described above, the second time constant of the switching transistor 16 is less than or equal to the first time constant of the selecting transistor 12. With this, the variations in the mobility correction period according to the present invention from when the signal voltage is supplied to the first capacitor electrode of the capacitor to cause discharge current to flow until when the conduction is caused between the positive power line 24 and the drain electrode of the driving transistor 11 through the control of the switching transistor 16 can be reduced compared to the variation in the conventional mobility correction period from the signal voltage is supplied to the first capacitor electrode of the capacitor to cause the discharge current to flow until the non-conduction is caused between the data line 20 and the gate electrode of the driving transistor 11 through the control of the selecting transistor 12. Therefore, it is possible to precisely correct the mobility of the driver using discharge by precisely controlling the above period.

[0169] In the present embodiments 1 and 2, an example of the switching transistor 16 configured with an n-type TFT has been described; however, the switching transistor 16 may be a p-type TFT. In this case, the source electrode of the switching transistor 16 is not the point defining V_3 shown in FIG. 2 and FIG. 9, but the connection point of the positive power line 24 and the switching transistor 16. Therefore, the voltage between the gate and the source for determining the end time of the mobility correction is determined by the scanning signal voltage applied to the gate electrode and the voltage of the positive power line 24 applied to the source electrode. Accordingly, compared to the voltage between the gate and the source of the n-type TFT that is determined by the scanning signal and V_3 , the voltage between the

gate and the source of the p-type TFT is not affected by on-resistance caused between the source and the drain. As a result, by configuring the switching transistor 16 in Embodiments 1 and 2 with the p-type TFT, the variation in the mobility correction period can be suppressed more precisely.

[0170] Further, in Embodiment 2, the scanning signal voltage of the scanning line 21 for turning ON and OFF the switching transistor 16 is used as the reference voltage V_{gL} . Instead of causing the reference V_{gL} in the scanning line 21, the reference voltage V_{gL} may be caused in a scanning line or a control line that is different from the scanning line 21. In this case, the reference voltage is not limited to the value of the scanning signal voltage for turning ON and OFF the selecting transistor 12; and thus, flexibility of setting of the reference voltage value is improved.

[0171] In the above embodiments, the selecting transistor and the switching transistor are described as n-type transistors which are turned ON when the voltage levels of their gates become high. However, these transistors may be formed by p-type transistors and thus the polarity of the scanning line may be reversed. Even in the case of such a display panel device and such a display device, the same advantageous effects as described in the above embodiments can be produced.

[0172] Moreover, the display panel device, the display device, or the control method thereof according to the present invention is built in a thin flat TV shown in FIG. 13, for example. With this built-in display panel device or display device in the present invention, the thin flat TV can be implemented in which the occurrence of variations in luminance due to the variations in the threshold voltage V_{th} and the mobility β is suppressed.

[Industrial Applicability]

[0173] The display panel device, the display device, and the control method thereof in the present invention are particularly useful as an active organic EL flat panel display which changes luminance by controlling luminescence intensity of a luminescence pixel using a pixel signal current corresponding to a shade of gray to be displayed.

[Reference Signs List]

[0174]

- 1 Display panel device
- 2 Control circuit
- 3 Bias line driving circuit
- 4 Scanning line driving circuit
- 5 Data line driving circuit
- 6 Display unit
- 10, 30 Luminescence pixels
- 11 Driving transistor
- 12 Selecting transistor
- 13 Organic EL element
- 14, 15 Capacitors
- 16, 17 Switching transistors
- 20 Data line
- 21, 22, 26 Scanning lines
- 23 Bias line
- 24, 511 Positive power lines
- 25, 512 Negative power lines
- 500 Display device
- 501 Pixel array unit
- 502 Pixel unit
- 503 Horizontal selector
- 504 Light scanner
- 505 Bias scanner
- 506 Sampling transistor
- 507 Driving transistor
- 508 Luminescence element
- 509 Capacitor
- 510 Auxiliary capacitor

Claims**1.** A display panel device, comprising:

5 a luminescence element including a first luminescence electrode and a second luminescence electrode;
 a first capacitor including a first capacitor electrode and a second capacitor electrode that holds a capacitor voltage;
 a driver including a gate electrode, a drain electrode, and a source electrode that drives the luminescence
 10 element to produce a luminescence by allowing a drain current corresponding to the capacitor voltage to flow
 through the luminescence element, the gate electrode being connected to the first capacitor electrode, the
 source electrode being connected to the first luminescence electrode and the second capacitor electrode;
 a first power line that determines a potential of the drain electrode of the driver;
 a second power line electrically connected to the second luminescence electrode;
 a data line that supplies a signal voltage to the first capacitor;
 15 a first switch switchably interconnecting the data line and the first capacitor electrode;
 a second switch switchably interconnecting the first power line and the drain electrode of the driver; and
 a controller that controls the first switch and the second switch,
 wherein the controller is configured to:

20 turn ON the second switch to interconnect the first power line and the drain electrode of the driver, and,
 when the second switch is in an ON state, turn ON the first switch to interconnect the data line and the first
 capacitor electrode to supply the signal voltage to the first capacitor and flow a current between the source
 electrode of the driver and the second capacitor electrode; and
 turn OFF the second switch after an elapse of a predetermined time period after the signal voltage is supplied
 25 to the first capacitor to cause non-conduction between the first power line and the drain electrode of the
 driver to stop the flow of the current between the source electrode of the driver and the second capacitor
 electrode,
 whereby a charge accumulated in the first capacitor is discharged when the current flows between the
 source electrode of the driver and the second capacitor electrode during the predetermined time period.

2. The display panel device according to Claim 1, further comprising:

a second capacitor connected to the second capacitor electrode; and
 a bias voltage line that supplies, to the second capacitor, a reverse bias voltage which generates, in the first
 35 capacitor, a capacitor potential difference that is greater than a driver threshold voltage of the driver,
 wherein the controller is further configured to:

turn ON the second switch to interconnect the first power line and the drain electrode of the driver, and turn
 ON the first switch to supply the reverse bias voltage to the second capacitor while a fixed voltage for fixing
 40 a voltage of the first capacitor electrode is supplied from the data line, the reverse bias voltage generating,
 in the first capacitor, the capacitor potential difference that is greater than the driver threshold voltage; and
 turn ON the first switch while the driver is in an OFF state and the second switch is in the ON state to supply
 the signal voltage to the first capacitor electrode after the capacitor potential difference reaches the driver
 threshold voltage and the driver is in the OFF state.

3. The display panel device according to Claim 2,
 wherein the controller is further configured to:

turn ON the first switch to supply the reverse bias voltage to the second capacitor while the fixed voltage for
 50 fixing the voltage of the first capacitor electrode is supplied from the data line, the reverse bias voltage generating,
 in the first capacitor, the capacitor potential difference that is greater than the driver threshold voltage;
 turn OFF the first switch; and
 turn ON the first switch while the driver is in the OFF state and the second switch is in the ON state to supply
 the signal voltage to the first capacitor electrode after the capacitor potential difference reaches the driver
 55 threshold voltage and the driver is in the OFF state.

4. The display panel device according to Claim 2,
 wherein the fixed voltage is set such that, after the capacitor potential difference reaches the driver threshold voltage

and the driver is in the OFF state, a luminescence potential difference between the first luminescence electrode and the second luminescence electrode becomes lower than a luminescence threshold voltage of the luminescence element at which the luminescence element produces the luminescence.

5 5. The display panel device according to Claim 1, further comprising:

a third power line for supplying, to the second capacitor electrode, a reference voltage which generates, in the first capacitor, a capacitor potential difference that is greater than a driver threshold voltage of the driver; and a third switch switchably interconnecting the second capacitor electrode and the third power line, wherein the controller is further configured to:

10 turn ON the third switch to interconnect the second capacitor electrode and the third power line to supply the reference voltage to the second capacitor electrode;
turn ON the first switch to supply a fixed voltage for fixing a voltage of the first capacitor electrode from the data line, and
15 turn ON the first switch while the second switch is in the ON state and the driver is in an OFF state to supply the signal voltage to the first capacitor electrode after the capacitor potential difference reaches the driver threshold voltage and the driver is in the OFF state.

20 6. The display panel device according to Claim 5, wherein the third power line is a scanning line, and the scanning line is configured to turn ON and turn OFF the first switch, and the scanning line supplies the reference voltage to turn OFF the first switch.

25 7. The display panel device according to any one of Claims 1 to 6, wherein a first time constant for turning ON and turning OFF the first switch is at least equal to a second time constant for turning ON and turning OFF the second switch.

30 8. A display device, comprising:

the display panel device according to any one of Claims 1 to 7; and
a power source that supplies power to the first power line and the second power line,
wherein the luminescence element further includes a luminescent layer sandwiched between the first luminescence electrode and the second luminescence electrode, and
35 a plurality of luminescence elements including the luminescence element is arranged in a matrix pattern.

9. A display device, comprising:

40 the display panel device according to any one of Claims 1 to 7; and
a power source that supplies power to the first power line and the second power line,
wherein the luminescence element further includes a luminescent layer sandwiched between the first luminescence electrode and the second luminescence electrode,
a pixel includes the luminescence element, the first capacitor, the driver, the first switch, and the second switch,
and
45 a plurality of pixels including the pixel are arranged in a matrix pattern.

10. The display device according to Claim 8 or Claim 9,
wherein the luminescence element is an organic electroluminescence element.

50 11. A method of controlling a display device,
wherein the display device includes:

a luminescence element having a first luminescence electrode and a second luminescence electrode;
a first capacitor having a first capacitor electrode and a second capacitor electrode that holds a capacitor voltage;
55 a driver having a gate electrode, a drain electrode, and a source electrode that drives the luminescence element to produce a luminescence by allowing a drain current corresponding to the capacitor voltage to flow through the luminescence element, the gate electrode being connected to the first capacitor electrode, the source electrode being connected to the first luminescence electrode and the second capacitor electrode;

a first power line that determines a potential of the drain electrode of the driver;
a second power line electrically connected to the second luminescence electrode;
a data line that supplies a signal voltage to the first capacitor;
a first switch switchably interconnecting the data line and the first capacitor electrode; and
a second switch switchably interconnecting the first power line and the drain electrode of the driver,
the method comprising:

turning ON the second switch to interconnect the first power line and the drain electrode of the driver, and,
when the second switch is in an ON state, turning ON the first switch to interconnect the data line and the
first capacitor electrode to supply the signal voltage to the first capacitor and flow a current between the
source electrode of the driver and the second capacitor electrode; and
turning OFF the second switch after an elapse of a predetermined time period after the signal voltage is
supplied to the first capacitor to cause non-conduction between the first power line and the drain electrode
of the driver to stop the flow of the current between the source electrode of the driver and the second
capacitor electrode,
whereby a charge accumulated in the first capacitor is discharged when the current flows between the
source electrode of the driver and the second capacitor electrode during the predetermined time period.




FIG. 2





FIG. 3






FIG. 5




FIG. 6




FIG. 7




FIG. 8A




FIG. 8B




FIG. 9





FIG. 10







FIG. 12






FIG. 14




FIG. 15





FIG. 16



INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2009/006214

A. CLASSIFICATION OF SUBJECT MATTER

G09G3/30(2006.01) i, G09G3/20(2006.01) i, H01L51/50(2006.01) i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G09G3/30, G09G3/20, H01L51/50

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Jitsuyo Shinan Koho	1922-1996	Jitsuyo Shinan Toroku Koho	1996-2009
Kokai Jitsuyo Shinan Koho	1971-2009	Toroku Jitsuyo Shinan Koho	1994-2009

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 2008-203657 A (Sony Corp.), 04 September 2008 (04.09.2008), paragraphs [0056] to [0068]; fig. 10 to 12 & US 2008/0198111 A1 & KR 10-2008-0077906 A & CN 101251975 A	1-4, 7-11
A	JP 2009-204979 A (Sony Corp.), 10 September 2009 (10.09.2009), paragraphs [0139] to [0163]; fig. 47 to 59 (Family: none)	1-4, 7-11
A	JP 2006-215213 A (Sony Corp.), 17 August 2006 (17.08.2006), paragraphs [0035] to [0059]; fig. 5 to 11 & US 2006/0170628 A1 & US 2007/0247399 A1 & KR 10-2006-0088828 A & CN 1815538 A	1, 5-11

☐ Further documents are listed in the continuation of Box C.☐ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search
03 December, 2009 (03.12.09)Date of mailing of the international search report
15 December, 2009 (15.12.09)Name and mailing address of the ISA/
Japanese Patent Office

Authorized officer

Facsimile No.

Telephone No.

Form PCT/ISA/210 (second sheet) (April 2007)

REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- JP 2008203657 A [0021]

专利名称(译)	显示面板装置，显示装置及其控制方法		
公开(公告)号	EP2492902A4	公开(公告)日	2014-04-02
申请号	EP2009848579	申请日	2009-11-19
[标]申请(专利权)人(译)	松下电器产业株式会社		
申请(专利权)人(译)	松下电器产业株式会社		
当前申请(专利权)人(译)	松下电器产业株式会社		
[标]发明人	MATSUI MASAFUMI ONO SHINYA		
发明人	MATSUI, MASAFUMI ONO, SHINYA		
IPC分类号	G09G3/30 G09G3/20 H01L51/50 G09G3/32		
CPC分类号	G09G3/3233 G09G2300/0819 G09G2300/0852 G09G2300/0861 G09G2300/0876 G09G2310/0251 H01L27/3276 H01L27/3288		
代理机构(译)	GRÜNECKER, KINKELDEY, STOCKMAIR & SCHWANHÄUSSER		
其他公开文献	EP2492902A1 EP2492902B1		
外部链接	Espacenet		

摘要(译)

一种显示面板装置，包括：有机EL元件（13）；电容器（14），包括第一和第二电容器电极；驱动晶体管（11），具有连接到第一电容器电极的栅极，用于允许漏极电流流过有机EL元件（13）和连接到第二电容器电极的源极；选择晶体管（12），可切换地互连数据线（20）和第一电容器电极，用于向电容器（14）提供信号电压；开关晶体管（16），可切换地互连驱动晶体管（11）的漏极和正电源线（24）；和控制器。控制器被配置为：在开关晶体管（16）接通时接通选择晶体管（12）以将信号电压提供给电容器并在驱动晶体管（11）的源极和第二电容器电极之间流动电流。；并且，在预定时间段之后，关断开关晶体管（16）以使正电源线（24）和驱动晶体管（11）的漏极之间不导通。