(19) Europäisches Patentamt
European Patent Office
Office européen des brevets

(11) EP 1 529 276 B1

(12) **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention of the grant of the patent:
**05.07.2006 Bulletin 2006/27**

(21) Application number: **03784336.4**

(22) Date of filing: **22.07.2003**

(51) Int Cl.:
***G09G 3/32*** *(2006.01)*

(86) International application number:
**PCT/IB2003/003202**

(87) International publication number:
**WO 2004/015667 (19.02.2004 Gazette 2004/08)**

(54) **ELECTROLUMINESCENT DISPLAY DEVICE HAVING PIXELS WITH NMOS TRANSISTORS**

ELEKTROLUMINESZENZANZEIGEBAUELEMENT MIT PIXELN MIT NMOS-TRANSISTOREN

AFFICHAGE ELECTROLUMINESCENT COMPRENANT DES PIXELS AVEC DES TRANSISTORS MOS A CANAL N

(84) Designated Contracting States:
**AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR**

(30) Priority: **06.08.2002 GB 0218170**

(43) Date of publication of application:
**11.05.2005 Bulletin 2005/19**

(73) Proprietor: **Koninklijke Philips Electronics N.V.**
**5621 BA Eindhoven (NL)**

(72) Inventors:
- **CHILDS, Mark J.,**
  **c/o Philips IP & Standards**
  **Redhill,**
  **Surrey RH1 5HA (GB)**
- **FISH, David A.,**
  **c/o Philips IP & Standards**
  **Redhill,**
  **Surrey RH1 5HA (GB)**
- **HECTOR, Jason R.,**
  **c/o Philips IP & Standards**
  **Redhill,**
  **Surrey RH1 5HA (GB)**

(74) Representative: **Williamson, Paul Lewis**
**Philips Corporate Intellectual Property,**
**Cross Oak Lane**
**Redhill,**
**Surrey RH1 5HA (GB)**

(56) References cited:
**EP-A- 1 130 565**
**EP-A- 1 220 191**
**WO-A-03/001496**



EP 1 529 276 B1

Printed by Jouve, 75001 PARIS (FR)

## Description

**[0001]** This invention relates to electroluminescent display devices, particularly active matrix display devices having thin film switching transistors associated with each pixel.

**[0002]** Matrix display devices employing electroluminescent, light-emitting, display elements are well known. The display elements may comprise organic thin film electroluminescent elements, for example using polymer materials, or else light emitting diodes (LEDs) using traditional III-V semiconductor compounds. Recent developments in organic electroluminescent materials, particularly polymer materials, have demonstrated their ability to be used practically for video display devices. These materials typically comprise one or more layers of a semiconducting conjugated polymer sandwiched between a pair of electrodes, one of which is transparent and the other of which is of a material suitable for injecting holes or electrons into the polymer layer. The polymer material can be fabricated using a CVD process, or simply by a spin coating technique using a solution of a soluble conjugated polymer. Ink-jet printing may also be used. Organic electroluminescent materials exhibit diode-like I-V properties, so that they are capable of providing both a display function and a switching function, and can therefore be used in passive type displays. Alternatively, these materials may be used for active matrix display devices, with each pixel comprising a display element and a switching device for controlling the current through the display element.

**[0003]** Display devices of this type have current-addressed display elements, so that a conventional, analogue drive scheme involves supplying a controllable current to the display element. It is known to provide a current source transistor as part of the pixel configuration, with the gate voltage supplied to the current source transistor determining the current through the display element. A storage capacitor holds the gate voltage after the addressing phase. However, different transistor characteristics across the substrate give rise to different relationships between the gate voltage and the source-drain current, and artefacts in the displayed image result.

**[0004]** The very low mobility of electrons and the variation of threshold voltages with time has prohibited the use of amorphous silicon TFTs for the active matrix pixels. As a result of this low mobility, amorphous silicon cannot be used to implement PMOS TFTs. The use of NMOS only transistors within the pixel circuit thus limits the use of amorphous silicon.

**[0005]** The development of TFT array technologies has been driven by the widespread use of such arrays in liquid crystal displays. Indeed, there has been much interest in improving arrays of thin film transistors (TFTs) which are used to form the switching elements for flat panel liquid crystal displays.

**[0006]** Hydrogenated amorphous silicon is currently used as the active layer in thin film transistors (TFTs) for active matrix liquid crystal displays. This is because it can be deposited in thin, uniform layers over large areas by plasma enhanced chemical vapour deposition (PECVD). However, the very low carrier mobility mentioned above reduces the switching speed of devices and prevents the use of these transistors in display driver circuitry. Amorphous silicon TFTs are also relatively unstable and are useful for display applications only because the duty cycle is relatively low.

**[0007]** Crystalline silicon is required for the higher speed driver circuitry, which necessitates both a driving circuit panel and a display panel within a display device, with interconnections between these two circuit types.

**[0008]** Microcrystalline silicon TFTs have been suggested as a suitable technology both for liquid crystal driver circuitry and for the pixel transistors. This proposal is driven by the desire to integrate the driver circuitry onto the same substrate as the active plate of the liquid crystal display. However, it is also not possible to form suitable PMOS TFTs from microcrystalline silicon, so that the same limitations apply in the design of pixel circuits.

**[0009]** Figure 1 shows a known pixel circuit for an active matrix addressed electroluminescent display device. The display device comprises a panel having a row and column matrix array of regularly-spaced pixels, denoted by the blocks 1 and comprising electroluminescent display elements 2 together with associated switching means, located at the intersections between crossing sets of row (selection) and column (data) address conductors 4 and 6. Only a few pixels are shown in the Figure for simplicity. In practice there may be several hundred rows and columns of pixels. The pixels 1 are addressed via the sets of row and column address conductors by a peripheral drive circuit comprising a row, scanning, driver circuit 8 and a column, data, driver circuit 9 connected to the ends of the respective sets of conductors.

**[0010]** The electroluminescent display element 2 comprises an organic light emitting diode, represented here as a diode element (LED) and comprising a pair of electrodes between which one or more active layers of organic electroluminescent material is sandwiched. The display elements of the array are carried together with the associated active matrix circuitry on one side of an insulating support. Either the cathodes or the anodes of the display elements are formed of transparent conductive material. The support is of transparent material such as glass and the electrodes of the display elements 2 closest to the substrate may consist of a transparent conductive material such as ITO so that light generated by the electroluminescent layer is transmitted through these electrodes and the support so as to be visible to a viewer at the other side of the support. Typically, the thickness of the organic electroluminescent material layer is between 100 nm and 200nm. Typical examples of suitable organic electroluminescent materials which can be used for the elements 2 are known and described in EP-A-0 717446. Conjugated polymer materials as described in WO96/36959 can also be used.

**[0011]** Figure 2 shows in simplified schematic form a known pixel and drive circuitry arrangement. Each pixel 1 comprises the EL display element 2 and associated driver circuitry. The driver circuitry has an address transistor 16 which is turned on by a row address pulse on the row conductor 4. When the address transistor 16 is turned on, a voltage on the column conductor 6 can pass to the remainder of the pixel. In particular, the address transistor 16 supplies the column conductor voltage to a current source 20, which comprises a drive transistor 22 and a storage capacitor 24. The column voltage is provided to the gate of the drive transistor 22, and the gate is held at this voltage by the storage capacitor 24 even after the row address pulse has ended.

**[0012]** The drive transistor 22 in this circuit is implemented as a PMOS TFT, so that the storage capacitor 24 holds the gate-source voltage fixed. This results in a fixed source-drain current through the transistor, which therefore provides the desired current source operation of the pixel.

**[0013]** Replacing the drive transistor 22 with an NMOS device (which would be required to enable an amorphous silicon or microcrystalline silicon implementation) does not provide correct operation of the pixel circuit, as the gate-source voltage then depends upon the anode voltage of the display element 2 (which is connected to the NMOS TFT source). The capacitor therefore does not hold the gate-source voltage constant, as required. Furthermore, it is desirable to maintain the circuitry on the anode side of the LED, because it is difficult to pattern the cathode metal. so that it is not appropriate simply to invert the circuit to allow the drive transistor to be implemented as an NMOS device.

**[0014]** EP 1 220 191 discloses an electroluminescent display device in which each pixel has a drive transistor and a second transistor for compensating for a deviation in the threshold voltage of the drive transistor. A gate-source drive voltage for the drive transistor is held on a storage capacitor.

**[0015]** The invention is disclosed in independent claims 1 and 9.

**[0016]** According to the invention, there is provided an active matrix electroluminescent display device comprising an array of display pixels, each pixel comprising: an electroluminescent display element; an amorphous silicon or microcrystalline silicon first drive NMOS transistor connected between the anode of the display element and a power supply line; and a storage capacitor between the anode of the display element and the gate of the drive transistor, wherein each pixel further comprises an amorphous silicon or microcrystalline silicon second drive NMOS transistor for supplying a holding voltage to the anode of the display element.

**[0017]** This arrangement enables the voltage across the display element to be held while the transistor gate drive voltage is stored on the storage capacitor. As the drive transistor is an NMOS device, the source is connected to the anode of the display element, so that this arrangement has the effect of holding the transistor source voltage to a known level while the drive voltage is stored on the storage capacitor. This enables an accurate current source pixel circuit to be implemented using NMOS transistors.

**[0018]** The second drive transistor is preferably connected between the power supply line and the anode of the display element. In this way, the power supply line can supply both the holding voltage and the drive voltage for driving the display element.

**[0019]** Alternatively, the second drive transistor can be connected between a second power supply line and the anode of the display element. This second power supply line can be shared between pixels in a row of the array.

**[0020]** The gate of the first drive transistor may be coupled to a data signal line, for example a column conductor, through an address transistor driven by a row conductor. A pixel drive signal is thus coupled to the pixel in known manner.

**[0021]** The first and second drive transistors (and all other transistors in the circuit) are preferably microcrystalline silicon TFTs comprising silicon crystallites of size 40nm - 140nm in an amorphous silicon matrix. These transistors have improved carrier mobility and yet can still be deposited using a PECVD process. If the crystallites are large enough, then extended state conduction is enhanced and the mobility increased, approximately by a factor of 10 compared to amorphous silicon layers.

**[0022]** The invention also provides a method of driving the pixels of an active matrix electroluminescent display device comprising an array of display pixels each having an electroluminescent display element, -the method comprising:

holding the voltage across the display element by applying a holding voltage through a first amorphous silicon or microcrystalline silicon NMOS transistor, the holding voltage holding the source voltage of a second amorphous silicon or microcrystalline silicon NMOS transistor;

while holding the voltage across the display element, storing a desired gate-source voltage on a storage capacitor connected between the gate and source of the second transistor, the gate-source voltage corresponding to a desired source-drain current for driving the display element;

removing the holding voltage from the display element; and

driving the desired source-drain current through the electroluminescent display element.

**[0023]** In this method, a holding voltage is applied to the so that the source of the drive transistor is held at a fixed potential, so that a desired gate-source voltage can be accurately stored on a storage capacitor. The desired source-drain current is then driven through the second transistor by applying a first power supply voltage to the second transistor.

**[0024]** The invention will now be described by way of example with reference to the accompanying drawings, in which:

Figure 1 shows a known EL display device;
Figure 2 is a simplified schematic diagram of a known pixel circuit for current-addressing the EL display pixel;
Figure 3 shows a first example of pixel circuit according to the invention; and
Figure 4 shows a second example of pixel circuit according to the invention.

**[0025]** It should be noted that these figures are diagrammatic and not drawn to scale. Relative dimensions and proportions of parts of these figures have been shown exaggerated or reduced in size, for the sake of clarity and convenience in the drawings.

**[0026]** In accordance with the invention, amorphous or microcrystalline silicon transistors are used within the pixel structure. This requires the TFTs to be NMOS devices, as explained above.

**[0027]** Figure 3 shows a first example of pixel layout of the invention. The same reference numerals are used to denote the same components as in Figure 2, and the pixel circuit is for use in a display such as shown in Figure 1.

**[0028]** In the pixel arrangement of the invention, the drive transistor 22 is implemented as an amorphous silicon or microcrystalline silicon NMOS TFT. The pixel circuitry is provided on a substrate on the anode side of the EL display element 2, and the source of the NMOS drive transistor is thus in electrical contact with anode of the EL display element.

**[0029]** The storage capacitor 24 is provided between the anode of the display element 2 and the gate of the drive transistor 22 and is thereby charged to the gate-source voltage of the drive transistor 22 when it is addressed. As the source is connected to the EL display element, which will not have a constant voltage drop across it, the potential of the source may vary so that a given voltage from the column conductor 6 will not necessarily result in the same gate-source voltage stored on the storage capacitor 24. To ensure that a voltage on the column conductor has a known one-to-one relationship with the resulting gate-source voltage, it is necessary to hold the voltage of the EL display element anode.

**[0030]** To achieve this, the pixel circuit of the invention includes a second drive NMOS transistor 30 for supplying a holding voltage to the anode of the display element 2. This holding voltage is supplied when the gate-source voltage is being transferred to the storage capacitor 24.

**[0031]** In the example of Figure 3, the second drive transistor 30 is connected between a second power supply line 32 and the anode of the display element 2. The second power supply line 32 is shared between pixels in a row of the array, and the second drive transistor is controlled by a gate line 34 which is also shared between pixels in a row. This arrangement thus requires two additional row conductors, in addition to the row conductor 4.

**[0032]** During an addressing phase, the second drive transistor 30 is turned on to hold the anode of the EL display element to the voltage on the second power supply line (less any source-drain voltage drop). The signal data voltage on the column conductor 6 then charges the storage capacitor 24 to a known gate-source voltage which corresponds to the desired source-drain current of the first drive transistor 22, which in turn corresponds to the desired level of illumination of the EL display element 2. At the end of the addressing phase, the row conductor 4 is brought low to turn off the address transistor 16, and subsequently the gate line 34 is brought low, thereby allowing potential on the EL display element anode to vary. As this potential varies, the gate voltage varies as the gate-source voltage is preserved by the storage capacitor 24.

**[0033]** This circuit requires the transistor 30 to be large so that all current from the drive transistor 22 can be directed to the second power supply line 32 without any voltage drop. A large additional transistor can use pixel aperture, and Figure 4 shows an alternative pixel configuration to avoid the need for the second drive transistor 30 to pass large currents.

**[0034]** In Figure 4, the second drive transistor 30 is connected between the (only) power supply line 26 and the anode of the display element 2. This reduces the current requirements of the second drive transistor 30.

**[0035]** In an addressing phase of this pixel circuit, the power supply line 26 is held at a low potential so that the first drive transistor 22 does not conduct. Thus, the second drive transistor 30 is required only to discharge any residual charge on the EL display element 2 and to provide a charging path for the storage capacitor 24. The power supply line 26 is held low while all pixels are addressed. When addressing is finished, all address lines (row conductor 4 and gate lines 34) are brought low and the power supply line 26 is then brought high so that the LEDs light up. The flashing of the power supply line 26 will have the advantage of reduced sample and hold for motion blur reduction.

**[0036]** In this circuit, the row conductors 4 and the gate lines 34 may be connected together so that no increase in the number of row conductors is required. The power supply line 26 can be modulated on a row-by-row basis or on an image-by-image basis.

**[0037]** In the two circuits above, all transistors are NMOS transistors, which may be formed from amorphous silicon. However, a preferred technology is microcrystalline silicon TFTs. These comprise silicon crystallites of size 40nm - 140nm in an amorphous silicon matrix. The EL display element may be any known organic EL display element, including polymer EL display elements.

**[0038]** These pixel layouts are addressed using a method by which a voltage across the display element is held during an addressing phase, which in turn holds

the source voltage of the drive transistor. While this source voltage is held, a desired gate-source voltage is stored on the storage capacitor corresponding to a desired source-drain current for driving the display element. The holding voltage is then removed from the display element and the desired source-drain current is driven through the electroluminescent display element.

**[0039]** Whilst two examples of circuits have been given showing how the invention can be implemented, various other possibilities exist and are intended to fall within the scope of the claims. The various modifications will be apparent to those skilled in the art.

## Claims

**1.** An active matrix electroluminescent display device comprising an array of display pixels (1), each pixel comprising:

an electroluminescent display element (2) having an anode;
an amorphous silicon or microcrystalline silicon first drive NMOS transistor (22) connected with an electrode of the display element (2);
a storage capacitor (24) connected with the gate of the first drive NMOS transistor (22);

and an amorphous silicon or microcrystalline silicon second drive NMOS transistor (30) **characterized in that** the first drive NMOS transistor is connected between the anode of the display element (2) and a power supply line (26);
**in that** the storage capacitor (24) is connected between the anode of the display element (2) and the gate of the drive transistor (22); and
**in that** the second drive NMOS transistor (30) is arranged for supplying a holding voltage to the anode of the display element (2).

**2.** A device as claimed in claim 1, wherein the second drive transistor (30) is connected between the power supply line (26) and the anode of the display element (2).

**3.** A device as claimed in claim 1, wherein the second drive transistor (30) is connected between a second power supply line (32) and the anode of the display element (2).

**4.** A device as claimed in claim 3, wherein the array of display pixels comprises rows and columns of pixels with respect to the normal viewing orientation of the display, and the second power supply line (32) is shared between pixels in a row of the array.

**5.** A device as claimed in any preceding claim, wherein the gate of the first drive transistor (22) is coupled to a data signal line (6) through an address transistor (16).

**6.** A device as claimed in claim 5, wherein the array of display pixels comprises rows and columns of pixels with respect to the normal viewing orientation of the display, and the data signal line (6) comprises a column conductor shared between pixels in a column of the array.

**7.** A device as claimed in claim 5 or 6, wherein the array of display pixels comprises rows and columns of pixels with respect to the normal viewing orientation of the display, and the gate of the address transistor (16) is coupled to a row conductor (4) shared between pixels in a row of the array.

**8.** A device as claimed in any preceding claim, wherein the first and second drive transistors (22,30) comprise microcrystalline silicon TFTs comprising silicon crystallites of size 40nm - 140nm in an amorphous silicon matrix.

**9.** A method of driving the pixels of an active matrix electroluminescent display device comprising an array of display pixels (1) each having
an electroluminescent display element (2) having an anode,
a first amorphous silicon or microcrystalline silicon drive NMOS transistor (30),
a second amorphous silicon or microcrystalline silicon drive NMOS transistor (22) connected with an electrode of the display element (2); and
a storage capacitor (24) connected with the gate of the first drive NMOS transistor (22);
**characterized in that** the method comprises:

holding the voltage across the display element (2) by applying a holding voltage through the first amorphous silicon or microcrystalline silicon NMOS transistor (30), the holding voltage holding the source voltage of the second amorphous silicon or microcrystalline silicon NMOS transistor (22) connected between the anode of the display element (2) and a power supply line (26);
while holding the voltage across the display element (2), storing a desired gate-source voltage on the storage capacitor (24) connected between the gate and source of the second transistor (22), the gate-source voltage corresponding to a desired source-drain current for driving the display element (2);
removing the holding voltage from the display element (2); and
driving the desired source-drain current through the electroluminescent display element (2).

**10.** A method as claimed in claim 9, wherein the desired

source-drain current is driven through the second transistor (22) by applying a first power supply voltage (26) to the second transistor (22).

**11.** A method as claimed in claim 10, wherein the first power supply voltage is not applied to the second transistor while the voltage across the display element is held.

**12.** A method as claimed in claim 11, wherein the first power supply voltage and the holding voltage are provided by a shared power supply line (26).

**13.** A method as claimed in any one of claims 9 to 12, wherein storing a desired gate-source voltage on a storage capacitor (24) comprises coupling data from a data signal line (6) to the storage capacitor (24) through an address transistor (16).

**Patentansprüche**

**1.** Aktivmatrix- Elektrolumineszenzanzeigeeinrichtung mit einer Matrix von Anzeigepixeln (1), wobei jedes Pixel aufweist:

- ein Elektrolumineszenzanzeigeelement (2) mit einer Anode,
- einen ersten NMOS-Treibertransistor (22) aus amorphem Silicium oder mikrokristallinem Silicium, welcher mit einer Elektrode des Anzeigeelements (2) verbunden ist,
- einen Speicherkondensator (24), welcher mit dem Gate des ersten NMOS-Treibertransistors (22) verbunden ist, sowie
- einen zweiten NMOS-Treibertransistor (30) aus amorphem Silicium oder mikrokristallinem Silicium,

**dadurch gekennzeichnet, dass**

- der erste NMOS-Treibertransistor zwischen der Anode des Anzeigeelements (2) und einer Energieversorgungsleitung (26) geschaltet ist,
- der Speicherkondensator (24) zwischen der Anode des Anzeigeelements (2) und dem Gate des Treibertransistors (22) geschaltet ist, und
- der zweite NMOS-Treibertransistor (30) vorgesehen ist, um der Anode des Anzeigeelements (2) eine Haltespannung zuzuführen.

**2.** Einrichtung nach Anspruch 1, wobei der zweite Treibertransistor (30) zwischen der Energieversorgungsleitung (26) und der Anode des Anzeigeelements (2) geschaltet ist.

**3.** Einrichtung nach Anspruch 1, wobei der zweite Treibertransistor (30) zwischen einer zweiten Energieversorgungsleitung (32) und der Anode des Anzeigeelements (2) geschaltet ist.

**4.** Einrichtung nach Anspruch 3, wobei die Matrix von Anzeigepixeln gegenüber der normalen Betrachtungsorientierung der Anzeige Zeilen und Spalten von Pixeln aufweist und die zweite Energieversorgungsleitung (32) zwischen Pixeln in einer Zeile der Matrix aufgeteilt ist.

**5.** Einrichtung nach einem der vorangegangenen Ansprüche, wobei das Gate des ersten Treibertransistors (22) durch einen Adresstransistor (16) mit einer Datensignalleitung (6) verbunden ist.

**6.** Einrichtung nach Anspruch 5, wobei die Matrix von Anzeigepixeln gegenüber der normalen Betrachtungsorientierung der Anzeige Zeilen und Spalten von Pixeln aufweist und die Datensignalleitung (6) einen Spaltenleiter aufweist, welcher zwischen Pixeln in einer Spalte der Matrix aufgeteilt ist.

**7.** Einrichtung nach Anspruch 5 oder 6, wobei die Matrix von Anzeigepixeln gegenüber der normalen Betrachtungsorientierung der Anzeige Zeilen und Spalten von Pixeln aufweist und das Gate des Adresstransistors (16) mit einem Zeilenleiter (4) verbunden ist, welcher zwischen Pixeln in einer Zeile der Matrix aufgeteilt ist.

**8.** Einrichtung nach einem der vorangegangenen Ansprüche, wobei der erste und der zweite Treibertransistor (22, 30) TFTs aus mikrokristallinem Silicium mit Siliciumkristalliten in der Größe zwischen 40 nm und 140 nm in einer Matrix aus amorphem Silicium aufweisen.

**9.** Verfahren zur Steuerung der Pixel einer Aktivmatrix-Elektrolumineszenzanzeigeeinrichtung mit einer Matrix von Anzeigepixeln (1), welche jeweils

- ein Elektrolumineszenzanzeigeelement (2) mit einer Anode,
- einen ersten NMOS-Treibertransistor (22) aus amorphem Silicium oder mikrokristallinem Silicium,
- einen zweiten NMOS-Treibertransistor (30) aus amorphem Silicium oder mikrokristallinem Silicium, welcher mit einer Elektrode des Anzeigeelements (2) verbunden ist, sowie
- einen Speicherkondensator (24), welcher mit dem Gate des ersten NMOS-Treibertransistors (22) verbunden ist, aufweisen, **dadurch gekennzeichnet, dass** nach dem Verfahren:
- die Spannung an dem Anzeigeelement (2) gehalten wird, indem durch den ersten NMOS-Transistor (22) aus amorphem Silicium oder mikrokristallinem Silicium eine Haltespannung an-

gelegt wird, wobei die Haltespannung die Sourcespannung des zwischen der Anode des Anzeigeelements (2) und einer Energieversorgungsleitung (26) geschalteten, zweiten NMOS-Transistors (30) aus amorphem Silicium oder mikrokristallinem Silicium hält,
- während des Haltens der Spannung an dem Anzeigeelement (2) eine gewünschte Gate-Source-Spannung auf dem zwischen dem Gate und der Source des zweiten Transistors (30) geschalteten Speicherkondensator (24) gespeichert wird, wobei die Gate-Source-Spannung einem gewünschten Source-Drain-Strom zur Steuerung des Anzeigeelements (2) entspricht,
- die Haltespannung von dem Anzeigeelement (2) weggenommen wird und
- der gewünschte Source-Drain-Strom durch das Elektrolumineszenzanzeigeelement (2) gesteuert wird.

**10.** Verfahren nach Anspruch 9, wobei der gewünschte Source-Drain-Strom durch den zweiten Transistor (30) durch Anlegen einer ersten Versorgungsspannung (26) an den zweiten Transistor (30) gesteuert wird.

**11.** Verfahren nach Anspruch 10, wobei die erste Versorgungsspannung nicht an den zweiten Transistor angelegt wird, während die Spannung an dem Anzeigeelement gehalten wird.

**12.** Verfahren nach Anspruch 11, wobei die erste Versorgungsspannung und die Haltespannung durch eine gemeinsame Energieversorgungsleitung (26) abgegeben werden.

**13.** Verfahren nach einem der Ansprüche 9 bis 12, wonach die Speicherung einer gewünschten Gate-Source-Spannung auf einem Speicherkondensator (24) die Kopplung von Daten von einer Datensignalleitung (6) mit dem Speicherkondensator (24) durch einen Adresstransistor (16) umfasst.

## Revendications

**1.** Dispositif d'affichage électroluminescent à matrice active comprenant un réseau de pixels d'affichage (1), chaque pixel comprenant:

un élément d'affichage électroluminescent (2) ayant une anode;
un premier transistor NMOS d'attaque (22) constitué de silicium amorphe ou de silicium microcristallin qui est connecté à une électrode de l'élément d'affichage (2);
un condensateur de stockage (24) qui est connecté à la grille du premier transistor NMOS d'attaque (22); et
un second transistor NMOS d'attaque (30) constitué de silicium amorphe ou de silicium microcristallin;

**caractérisé**
**en ce que** le premier transistor NMOS d'attaque est connecté entre l'anode de l'élément d'affichage (2) et une ligne d'alimentation en énergie (26);
**en ce que** le condensateur de stockage (24) est connecté entre l'anode de l'élément d'affichage (2) et la grille du transistor d'attaque (22); et
**en ce que** le second transistor NMOS d'attaque (30) est agencé de manière à appliquer une tension de maintien à l'anode de l'élément d'affichage (2).

**2.** Dispositif selon la revendication 1, dans lequel le second transistor d'attaque (30) est connecté entre la ligne d'alimentation en énergie (26) et l'anode de l'élément d'affichage (2).

**3.** Dispositif selon la revendication 1, dans lequel le second transistor d'attaque (30) est connecté entre une seconde ligne d'alimentation en énergie (32) et l'anode de l'élément d'affichage (2).

**4.** Dispositif selon la revendication 3, dans lequel le réseau de pixels d'affichage comprend des rangées et des colonnes de pixels par rapport à l'orientation de vision normale de l'affichage et dans lequel la seconde ligne d'alimentation en énergie (32) est partagée entre des pixels dans une rangée du réseau.

**5.** Dispositif selon l'une quelconque des revendications précédentes 1 à 4, dans lequel la grille du premier transistor d'attaque (22) est couplée à une ligne de signal de données (6) par le biais d'un transistor d'adresse (16).

**6.** Dispositif selon la revendication 5, dans lequel le réseau de pixels d'affichage comprend des rangées et des colonnes de pixels par rapport à l'orientation de vision normale de l'affichage et dans lequel la ligne de signal de données (6) comprend un conducteur de colonne qui est partagé entre des pixels dans une colonne du réseau.

**7.** Dispositif selon la revendication 5 ou 6, dans lequel le réseau de pixels d'affichage comprend des rangées et des colonnes de pixels par rapport à l'orientation de vision normale de l'affichage et dans lequel la grille du transistor d'adresse (16) est couplée à un conducteur de rangée (4) qui est partagé entre des pixels dans une rangée du réseau.

**8.** Dispositif selon l'une quelconque des revendications précédentes 1 à 7, dans lequel les premier et second transistors d'attaque (22, 30) comprennent des tran-

sistors à couche mince constitués de silicium microcristallin comprenant des cristallites ayant une taille dans la gamme comprise entre 40 nm et 140 nm dans une matrice de silicium amorphe.

**9.** Procédé d'excitation des pixels d'un dispositif d'affichage électroluminescent à matrice active comprenant un réseau de pixels d'affichage (1) ayant chacun un élément d'affichage électroluminescent (2) ayant une anode,
un premier transistor NMOS d'attaque (30) constitué de silicium amorphe ou de silicium microcristallin,
un second transistor NMOS d'attaque (22) constitué de silicium amorphe ou de silicium microcristallin qui est connecté à une électrode de l'élément d'affichage (2); et
un condensateur de stockage (24) qui est connecté à la grille du premier transistor NMOS d'attaque (22);
**caractérisé en ce que** le procédé comprend:

le maintien de la tension à travers l'élément d'affichage (2) par l'application d'une tension de maintien à travers le premier transistor NMOS (30) constitué de silicium amorphe ou de silicium microcristallin, la tension de maintien maintenant la tension de source du second transistor NMOS (22) constitué de silicium amorphe ou de silicium microcristallin qui est connecté entre l'anode de l'élément d'affichage (2) et une ligne d'alimentation en énergie (26);
alors qu'il est maintenu la tension à travers l'élément d'affichage (2), le stockage d'une tension grille-source souhaitée sur un condensateur de stockage (24) qui est connecté entre la grille et la source du second transistor (22), la tension grille-source correspondant à un courant source-drain souhaité pour exciter l'élément d'affichage (2);
l'enlèvement de la tension de maintien à partir de l'élément d'affichage (2); et
l'excitation du courant source-drain souhaité à travers l'élément d'affichage électroluminescent (2).

**10.** Procédé selon la revendication 9, dans lequel le courant source-drain souhaité est excité à travers le second transistor (22) par l'application d'une première tension d'alimentation en énergie (26) au second transistor (22).

**11.** Procédé selon la revendication 10, dans lequel la première tension d'alimentation en énergie n'est pas appliquée au second transistor alors qu'il est maintenu la tension à travers l'élément d'affichage.

**12.** Procédé selon la revendication 11, dans lequel la première tension d'alimentation en énergie et la tension de maintien sont fournies par une ligne d'alimentation en énergie partagée (26).

**13.** Procédé selon l'une quelconque des revendications précédentes 9 à 12, dans lequel le stockage d'une tension grille-source souhaitée sur un condensateur de stockage (24) comprend des données de couplage en provenance d'une ligne de signal de données (6) au condensateur de stockage (24) par le biais d'un transistor d'adresse (16).




FIG.1




FIG.2




FIG.3




FIG.4

| | | | |
|---|---|---|---|
| 专利名称(译) | 具有带NMOS晶体管的像素的电致发光显示装置 | | |
| 公开(公告)号 | EP1529276B1 | 公开(公告)日 | 2006-07-05 |
| 申请号 | EP2003784336 | 申请日 | 2003-07-22 |
| [标]申请(专利权)人(译) | 皇家飞利浦电子股份有限公司 | | |
| 申请(专利权)人(译) | 皇家飞利浦电子N.V. | | |
| 当前申请(专利权)人(译) | 皇家飞利浦电子N.V. | | |
| 发明人 | CHILDS, MARK J., C/O PHILIPS IP & STANDARDS<br>FISH, DAVID A., C/O PHILIPS IP & STANDARDS<br>HECTOR, JASON R., C/O PHILIPS IP & STANDARDS | | |
| IPC分类号 | G09G3/32 H01L51/50 G09G3/20 G09G3/30 H01L29/786 | | |
| CPC分类号 | G09G3/3233 G09G2300/0417 G09G2300/0842 G09G2320/0233 G09G2320/043 | | |
| 优先权 | 2002018170 2002-08-06 GB | | |
| 其他公开文献 | EP1529276A1 | | |
| 外部链接 | Espacenet | | |


摘要(译)

有源矩阵电致发光显示装置具有使用连接在显示元件（2）的阳极和电源线（26）之间的非晶硅或微晶硅驱动NMOS晶体管（22）的像素。存储电容器（24）连接在显示元件的阳极和驱动晶体管（22）的栅极之间。非晶硅或微晶硅第二驱动NMOS晶体管（30）向显示元件（2）的阳极提供保持电压。这种布置使得能够保持显示元件两端的电压，同时晶体管栅极驱动电压存储在存储电容器上。这使得能够使用NMOS晶体管实现精确的电流源像素电路。




FIG.1



FIG.2