

Printed by Jouve, 75001 PARIS (FR)

Description

Technical Field

5 **[0001]** The present invention relates to a display device and a drive method for driving the display device.

Background Art

10 **[0002]** In order to drive a light emitting element (such as organic EL, light emitting diodes etc.) controlled by an electric current, that is, to drive an electric current element, accurate control of the electric current to be supplied to the electric current element is required in a range from minute electric currents for low gray scales to large electric currents for high gray scales. If a conventional simple matrix drive is employed to an organic EL display device, high luminance drive is required especially in a high gray scale region due to a low duty ratio, thereby shortening a life of the organic EL display device. For this reason, an active matrix drive using TFT is mainly employed.

15 **[0003]** By utilizing a signal programmed in a selection period, the active matrix drive makes it possible to perform the driving in a hold mode in which light is emitted also during a non-selection period other than the selection period.

20 **[0004]** Recently, organic EL elements have been improved to be more efficient, thereby requiring that more minute electric current should be controlled more accurately at a higher speed. Various driving methods have been proposed, but none of them is a breakthrough solution. Thus, it is expected that a demand for a driving technique for coping with finer resolutions and gray scale increases will be higher.

25 **[0005]** Fig. 9 is a circuit diagram illustrating a conventional driving circuit described in Patent Literature 1. In the driving circuit illustrated in Fig. 9, a gate electrode of a transistor 10 is connected with a scanning line Xi, a drain electrode of the transistor 10 is connected with a drain electrode of a transistor 12. The drain electrode of the transistor 12 is connected with a power source line Vi. A gate electrode of the transistor 12 is connected with a source electrode of the transistor 10. A source electrode of the transistor 12 is connected with a drain electrode of a transistor 11 and with anodes of organic EL elements Ei and Ej. A gate electrode of the transistor 11 is connected with the scanning line Xi, and a source electrode of the transistor 11 is connected with a signal line Yj.

30 **[0006]** During a selection period, a power source signal voltage is applied on the power source line Vi. The power source signal voltage is equal to or lower than a reference potential Vss. When the scanning line Xi becomes H (high) during the selection period, the transistors 10 to 12 are turned on. Meanwhile, a voltage across each organic EL element Ei and EJ becomes 0 or reversely biased. Thus, a programmed sink current Ij flows in a path indicated by the arrow α .

35 **[0007]** When the transistor 12 is turned on in the selection period, a gate-source voltage Vgs determined according to a driving capacity of the transistor 12 is applied on a capacitor 13. By this, an electric charge corresponding to the gate-source voltage Vgs is stored in the capacitor 13.

40 **[0008]** After that, in a non-selection period in which the scanning line Xi becomes L (low) after the selection period is ended, the capacitor 13 thus charged during the selection period applies a positive voltage across the gate and source of the transistor 12, thereby turning on only the transistor 12.

45 **[0009]** Moreover, a power source signal voltage to be applied on the power source line Vi during the non-selection period is a power source voltage Vdd that is sufficiently higher than the reference potential Vss. Thus, a forwardly biased voltage is applied on the organic EL elements Ei and Ej. The transistor 12 supplies the organic EL elements with a constant electric current whose ampere is equal to Ij. That is, it is possible to supply a constant electric current to the organic EL elements Ei and Ej even if the transistors 12 are uneven in terms of properties.

Citation List

Patent Literature

[0010]

50 Patent Literature 1
Japanese Patent Application Publication, Tokukai, No. 2003-195810 (Publication Date: July 9, 2003)

Summary of Invention

55 Technical Problem

[0011] The current programming in the driving circuit illustrated in Fig. 9 uses an electric current source as the signal source. However, it is difficult to realize an electric current source capable of controlling minute currents of an order of

several ten nA. Further, in case where the programming is carried out with such a minute electric current as above, it is time-consuming to charge a parasite capacitor of lines or a pixel circuit with the minute electric current. As a result, a writing period will not be long enough.

[0012] On the other hand, in the driving circuit of Fig. 9, the programming the voltage by using a voltage source as the signal source does not have the problem of not enough wiring time. However, the light emitting ampere becomes more minute in association with the improvement of the EL elements to be more efficient, such as development of fluorescent materials. Meanwhile, the driving transistor for converting a programming voltage into a light emitting current is a TFT. As a result of technical development to improve the TFT in mobility, the TFT has become able to provide a greater current amplitude from a smaller voltage change. As a result, it has become necessary to control a more minute voltage in order to control a more minute current. It is difficult to accurately supply such a minute voltage.

[0013] To overcome this problem, a technique may be sometimes adopted, in which black is inserted in a later half of a frame in order to increase luminance in a light emitting period. This is because the luminance seems to be identical apparently as long as luminance integral value is constant in a frame period.

[0014] However, the black insertion would not be sufficient to solve the difficulty of the current control. In such a case, it is necessary to perform control of a minute current of several 10 nA in the hold mode.

[0015] This current control converts a voltage value to a current value by using a driving TFT in a current pixel, so as to supply a control current to the EL element. However, an influence of uneven threshold among TFTs becomes greater in the minute current ranges. Therefore, it is considered that it will be difficult to provide a highly sensitive driving TFT for controlling such a minute current.

[0016] The "Non-Patent Literature 2" cited in Patent Literature 2 explains that, if the driving is carried out with further brighter instant luminance and a longer black period in order to overcome this drawback, it becomes necessary to significantly increase the brightness of the higher-side gray scales during the light emitting period, thereby resulting in a shorter light of the organic EL element.

[0017] The present invention was accomplished in view of the aforementioned problem and an object of the present invention is to provide a display device and a drive method for the display device, in each of which gray scale control can be performed more easily than conventional gray scale control, a longer life of the organic EL element can be achieved by lowering the instant luminance, and a lower power consumption can be achieved.

Solution to Problem

[0018] In order to attain the object, a display device according to the present invention is a display device including a plurality of scanning lines extended in one direction, a plurality of data signal lines extended in another direction, a source driver circuit for driving the plurality of data signal lines, a gate driver circuit for controlling the plurality of scanning lines, and a pixel provided correspondingly to each intersection between the plurality of scanning lines and the plurality of data signal lines, each pixel being provided with an element for emitting light with luminance depending on an electric current supplied to the element, where a selection period of a scanning line is a period in which the scanning line is selected by the gate driver circuit, the display device including: a pixel circuit per pixel, the pixel circuit being driven in an impulse mode in which the element emits the light only during the selection period, or in a hold mode in which the element emits the light not during the selection period but after the selection period, the pixel circuit being provided with a first signal source for supplying a light emitting signal when the pixel circuit is driven in the impulse mode, and a second signal source for supplying a light emitting signal when the pixel circuit is driven in the hold mode.

[0019] In order to attain the object, a drive method according to the present invention is a drive method for a display device including a plurality of scanning lines extended in one direction, a plurality of data signal lines extended in another direction, a source driver circuit for driving the plurality of data signal lines, a gate driver circuit for controlling the plurality of scanning lines, and a pixel provided correspondingly to each intersection between the plurality of scanning lines and the plurality of data signal lines, each pixel being provided with an element for emitting light with luminance depending on an electric current supplied to the element, where a selection period of a scanning line is a period in which the scanning line is selected by the gate driver circuit, the drive method including: driving a pixel circuit of the pixel in an impulse mode in which the element emits the light only during the selection period; driving the pixel circuit in a hold mode in which the element emits the light not during the selection period but after the selection period; supplying a light emitting signal from a first signal source when the pixel circuit is driven in the impulse mode; and supplying a light emitting signal from a second signal source when the pixel circuit is driven in the hold mode.

[0020] According to the present invention, if a pixel is to display in a lower-side gray scale, the pixel is driven in the impulse mode for attaining easy gray scale control, and if a pixel is to display in a higher-side gray scale, the pixel is driven in the hold mode for attaining a longer life.

[0021] With this, the second signal source supplies the light emitting signal in case the driving is carried out in the hold mode. This allows the ampere value for the lowest gray scale to be larger than conventional gray scale control, thereby making it possible to perform the gray scale control more easily than the conventional gray scale control.

[0022] Meanwhile, the first signal source supplies the light emitting signal in case the driving is carried out in the impulse mode. This allows the ampere value for the highest gray scale to be smaller than the conventional gray scale control, thereby making it possible to prolong the life of the device.

[0023] Especially in a display device with high resolution, if the gray scale range driven in the impulse mode is small and the gray scale range driven in the hold mode is large, the current control can be carried out by effectively utilizing the ranges of the gray scales.

[0024] Further, compared with the conventional art, the present invention has the following advantages. A first advantage is that it becomes unnecessary to change the timing of the data output, thereby making it possible to further simplify the configuration of the control circuit in the gate driver circuit. A second advantage is that it is possible to perform the light emission during the whole selection period, a longer life is achieved by reducing the instant luminance.

[0025] A third advantage is that the technology described in the present embodiment is useful in achieving lower power consumption. In the hold mode of the conventional driving circuit, the current is supplied to the organic EL element through the driving transistors continuously. If a driving transistor is driven in a saturation region, a voltage drop occurs across the driving transistor. The voltage drop causes an energy to be consumed in heat release rather than in the light emission, thereby wasting the energy. On the other hand, in the impulse mode, the light emission current is supplied via a switching element operating in a linear region, thereby reducing the power loss as small as possible. That is, compared with the hold mode of the conventional driving circuit, it is possible to reduce the power loss in case where the driving is carried out in the impulse mode. Thus, it becomes possible to realize a display device whose power consumption is reduced.

Advantageous Effects of Invention

[0026] As described above, a display device according to the present invention is configured such (i) that the pixel circuit of each pixel is driven either in the impulse mode in which the element emit the light only during the selection period, or in the hold mode in which the element emits the light not during the election period but after the selection period, and (ii) that the pixel circuit is provided with the first signal source for supplying the light emitting signal when the pixel is driven in the impulse mode, and the second signal source for supplying the light emitting signal when the pixel is driven in the hold mode.

[0027] Moreover, a drive method according to the present invention for driving the display device is, as described above, a drive method including: driving a pixel circuit of the pixel in an impulse mode in which the element emits the light only during the selection period; driving the pixel circuit in a hold mode in which the element emits the light not during the selection period but after the selection period; supplying a light emitting signal from a first signal source when the pixel circuit is driven in the impulse mode; and supplying a light emitting signal from a second signal source when the pixel circuit is driven in the hold mode.

[0028] With these arrangements, it becomes possible to provide a display device and a drive method for the display device, in each of which gray scale control can be performed more easily than conventional gray scale control, a longer life of the device can be achieved by lowering the instant luminance, and a lower power consumption can be achieved.

Brief Description of Drawings

[0029]

Fig. 1

Fig. 1 is a circuit diagram of a pixel circuit according to an Example of the present invention.

Fig. 2

Fig. 2 is a timing chart showing operation of the pixel circuit according to the Example of the present invention.

Fig. 3

Fig. 3 is a block diagram illustrating a display device according to the Example of the present invention.

Fig. 4

Fig. 4 is a flowchart illustrating how driving only in a hold mode and driving both in an impulse mode and the hold mode are switched over according to an image source.

Fig. 5

Fig. 5 is a circuit diagram of a pixel circuit according to another Example of the present invention.

Fig. 6

Fig. 6 is a timing chart showing operation of the pixel circuit according to the another Example of the present invention.

Fig. 7

Fig. 7 is a circuit diagram of a pixel circuit according to still another Example of the present invention.

Fig. 8 is a timing chart showing operation of the pixel circuit according to the still another Example of the present

invention.

Fig. 9

Fig. 9 is a circuit diagram of a conventional driving circuit described in Patent Literature 1.

5 Description of Embodiments

[0030] One embodiment of the present invention is described below, referring to Examples 1 to 3 and Figs. 1 to 8. To begin with, a configuration of a display device 1 according to the embodiment of the present invention.

10 [Configuration of Display Device]

[0031] Fig. 3 is a block diagram illustrating a configuration of the display device 1 according to the present embodiment. The display device 1 includes a source driver circuit 2 for driving a plurality of (an m number of) data signal lines S_1 , S_2 , ..., S_m , and a gate driver circuit 3 for controlling a plurality of (an n number of) scanning lines G_1 , G_2 , ..., G_n and a plurality of (an n number of) scanning lines R_1 , R_2 , ..., R_n , and a display section 4 having a plurality of (an $m \times n$ number of) pixels A_{11} , ..., A_{1m} , ..., A_{n1} , ..., A_{nm} , and a control circuit 5 for controlling the source driver circuit 2 and the gate driver circuit 3.

[0032] The source driver circuit 2 includes a shift register, a data latch section, and a switch section and is configured to supply a voltage signal or a current signal to a selected column. The gate driver circuit 3 includes a shift register, a data latch section, and a switch section, like the source driver circuit 2, and is configured to control the scanning lines G_1 , G_2 , ..., G_n and the scanning lines R_1 , R_2 , ..., R_n . The gate driver circuit 3 is configured to supply a control signal to a selected row. The control circuit 5 is configured to output a control clock or a start pulse. The shift registers of the source driver circuit 2 and the gate driver circuit 3 are configured to output signals to select the column or row.

[0033] The display section 4 of the display device 1 includes the n number of scanning lines G_1 to G_n , the m number of data signal lines S_1 to S_m crossing the n number of scanning lines G_1 to G_n , and the $m \times n$ number of pixels A_{11} , ..., A_{1m} , ..., A_{n1} , ..., A_{nm} , provided correspondingly to intersections between the n number of scanning lines G_1 to G_n and the m number of data signal lines S_1 to S_m . The pixels may be picture elements. The pixels A_{11} , ..., A_{1m} , ..., A_{n1} , ..., A_{nm} are provided in matrix, thereby constituting a pixel array. In the following, a direction in which the scanning lines are extended is referred to as a row direction, and a direction in which the data signal lines are extended is referred to as a column direction.

[0034] In Examples 1 to 3, pixel circuits of the pixels A_{11} , ..., A_{1m} , ..., A_{n1} , ..., A_{nm} are described in terms of their configuration and operation.

35 [Example 1]

[0035] Fig. 1 is a circuit diagram of a pixel circuit 6 according to Example 1. Fig. 2 is a timing chart illustrating an operation of the pixel circuit 6 according to Example 1. Firstly, a configuration of the pixel circuit 6 is explained below, referring to Fig. 1.

[0036] The pixel circuit 6 is a pixel circuit provided for a pixel A_{ij} provided correspondingly to intersections between an i -th scanning line G_i and a j -th data signal line S_j and between an i -th scanning line R_i and the j -th data signal line S_j , where $i = 1$ to n and $j = 1$ to m .

[0037] The pixel circuit 6 includes an organic EL (Electro luminescence) diode element 7 (a element for emitting light at a luminance that is dependent on a current flowing the organic EL diode 7), a thin film transistor (TFT) T_1 to T_3 , and a capacitor C . The TFT T_1 to T_3 may be N-channel TFTs, so as to allow employ an amorphous silicon panel in the display device 1, which amorphous silicon panel has a difficulty of adopting P-channel TFTs.

[0038] In the pixel circuit 6, the TFT T_1 has a gate connected to the i -th scanning line G_i . The TFT T_2 has a gate connected to the i -th scanning line R_i . The TFT T_3 has a gate connected with a source of the TFT T_2 and one end of the capacitor C . The TFT T_3 has a drain connected with a power source line V_p .

[0039] The TFT T_3 has a source connected with a drain of the TFT T_1 , another end of the capacitor C , and an anode of the organic EL diode 7. The TFT T_1 has a source connected with a j -th data signal line S_j .

[0040] A drain of the TFT T_2 and a cathode of the organic EL diode 7 are electrically grounded.

[0041] The j -th data signal line S_j is connected with a programmed current source I_1 for the lower-side gray scale display, in case where the pixel A_{ij} is to display at a lower-side gray scale. On the other hand, the j -th data signal line S_j is connected with a programmed current source I_2 for the higher-side gray scale display, in case where the pixel A_{ij} is to display at a higher-side gray scale. Switching-over between connecting the j -th data signal line S_j with the current source I_1 and connecting the j -th data signal line S_j with the current source I_2 is performed by using a switch SW . The later-described source driver circuit 2 as illustrated in Fig. 3 includes the current sources I_1 and I_2 , and the switch SW .

[0042] The operation of the pixel circuit 6 as such is explained below, referring to the timing charge of Fig. 2.

[0043] As a start of a "selection period" of a selected row, signal levels of the scanning lines G_i and R_i of the selected row are changed from L (low) to H (high). The signal levels change from H to L at an end of the selection period.

[0044] The pixel circuit 6 is driven in the impulse mode when the pixel A_{ij} displays at a lower-side gray scale. That is, the pixel circuit 6 is driven to cause the organic EL diode 7 to emit light only during the selection period. More specifically, in Fig. 2, sourcing of the programmed current I is performed, that is, the j -th data signal line S_j is connected to the programmed current source $I1$ for the lower-side gray scale display.

[0045] In this case, a potential corresponding to the data of the data signal line S_j becomes positive, and a potential at the source of the TFT T1 is positive. Moreover, during the selection period, potentials at the TFTs T1 and T2 are turned on. Accordingly, the drain of the TFT T1, the another end of the capacitor C and the anode of the organic EL diode 7 become positive because they receive the positive potential from the source of the TFT T1. The gate of the TFT T3 and the one end of the capacitor C are electrically grounded to have a ground potential.

[0046] As a result of this, the organic EL diode 7 receives a forward biased voltage is applied, thereby the organic EL diode 7 is turned on. Moreover, a gate-source voltage V_{gs} of the TFT T3 becomes negative, thereby turning off the TFT T3.

[0047] Consequently, the programmed current I flows in a route as follows: an output terminal of the programmed current source $I1$ for the lower-side gray scale display $\rightarrow$ the data signal line $S_j \rightarrow$ the source of the TFT T1 $\rightarrow$ the drain of the TFT T1 $\rightarrow$ the anode of the organic EL diode 7 $\rightarrow$ the cathode of the organic EL diode 7. As a result, the organic EL diode 7 emits light.

[0048] Meanwhile, the TFT T1 does not start output of a drain current immediately in response to the change of the signal level of the scanning line G_i from L to H. It takes a delay time and a rising time for the drain current of the TFT T1 to reach its saturation. The delay time and the rising time will be explained later. Due to this feature of the TFT T1, a current waveform E_{li} of the organic EL diode 7 (i -th row) and a current waveform E_{li-1} of the organic EL diode 7 (i -1th row) slowly raise during the delay time and the rising time.

[0049] The luminance of the light emission of the organic EL diode 7 is determined by an ampere value of the programmed current I set by the programmed current source $I1$ for the lower-side gray scale display. The ampere value of the programmed current I and the gray scale value are in a proportional relationship.

[0050] After the end of the selection period, the TFTs T1 and T2 are turned off, thereby not allowing the flow of the programmed current I . Moreover, the gate-source voltage V_{gs} of the TFT T3 becomes 0 or negative, thereby turning off the TFT T3. As a result, the organic EL diode 7 is turned off.

[0051] The TFT T1 is not turned off immediately in response to the change of the signal level of the scanning line G_i from H to L. It takes a delay time and a falling time for the TFT T1 to be turned off. Due to this feature of the TFT T1, a current waveform E_{li} of the organic EL diode 7 (i -th row) and a current waveform E_{li-1} of the organic EL diode 7 of (i -1th row) slowly fall during the delay time and the falling time.

[0052] In the explanation above, the delay time is a time period from a time when an ideal pulse of the drain current of a TFT appears to a time when an amplitude of an actual pulse of the drain current becomes 10%, or a time period from the time when an amplitude of an actual pulse of the drain current becomes 10%, to a time when the amplitude becomes 0. Moreover, the rising time is a time period in which the amplitude becomes 90% from 10%. Further, the falling time is a time period in which the amplitude becomes 10% from 90%.

[0053] While the current waveform E_{li} in Fig. 2, is a current waveform of the pixel A_{ij} controlled by the scanning lines G_i and R_i , it should be noted that not all the pixels controlled by the scanning lines G_i and R_i are driven in the impulse mode. Among the pixels associated with the data signal line S_j , there are pixels driven in the impulse mode and the pixels driven in the hold mode. In order to perform black insertion for the pixels driven in the hold mode, a black insertion period is provided in which the signal level of the scanning line G_i is set to L and the signal level of the scanning line R_i is set to H.

[0054] Next, the pixel circuit 6 is driven in the hold mode when the pixel A_{ij} displays at a higher-side gray scale. That is, the pixel circuit 6 is configured to cause the organic EL diode 7 to emit the light not during the selection period but after the selection period. More specifically, the programmed current I' in Fig. 2 is sunk. That is, the j -th data signal line S_j is connected to the programmed current source $I2$ for the higher-side gray scale display.

[0055] In this case, the potential of the data signal line S_j is negative and the potential at the source of the TFT T1 is negative. Moreover, the TFTs T1 and T2 are turned off during the selection period. Accordingly, the drain of the TFT T1, the another end of the capacitor C and the anode of the organic EL diode 7 become negative because they receive the negative potential from the source of the TFT T1. The gate of the TFT T3 and the one end of the capacitor C are electrically grounded to have a ground potential.

[0056] As a result of this, the organic EL diode 7 receives a reverse biased voltage is applied, thereby the organic EL diode 7 is turned off. Moreover, the gate-source voltage V_{gs} of the TFT T3 becomes positive, thereby turning on the TFT T3.

[0057] Consequently, the programmed current I' flows in a route as follows: the power source line $V_p \rightarrow$ the drain of the TFT T3 $\rightarrow$ the source of the TFT T3 $\rightarrow$ the drain of the TFT T1 $\rightarrow$ the source of the TFT T1 $\rightarrow$ the data signal line $S_j \rightarrow$ an input terminal of the programmed current source $I2$ for the higher-side gray scale display $\rightarrow$ an output terminal

of the programmed current source I₂ for the higher-side gray scale display. The programmed current I' has an ampere value corresponding to the gray scale value. The ampere value of the programmed current I' is set by the programmed current source I₂ for the higher-side gray scale display.

[0058] After the end of the selection period, the source potential of the TFT T3 is changed in accordance with the anode potential of the organic EL diode 7. Moreover, the gate potential of the TFT T3 follows the change of the source potential of the TFT T3 so as to keep the gate-source voltage V_{gs} of the TFT T3 constant. This is caused because the TFT T2 is turned off and thereby is in a floating state.

[0059] The gate-source voltage V_{gs} of the TFT T3 in the selection period is maintained even after the selection period because the capacitor C charged with the gate-source voltage V_{gs} during the selection period. Because of this the TFTs T1 and T2 are turned off after the selection period, while the TFT T3 is kept on after the selection period.

[0060] As a result, the programmed current I', whose ampere value is substantially identical with that of the programmed current I' flowing in the selection period, flows in a route as follows: the power source V_p → the drain of the TFT T3 → the source of the TFT T3 → the anode of the organic EL diode 7 → the cathode of the organic EL diode 7.

[0061] However, the TFT T1 is not turned off immediately in response to the change of the signal level of the scanning line G_i from H to L. It takes a delay time and a falling time of the TFT T1 to turn off. Thus, the current waveform E_{li+1}th of the organic EL diode 7 (i+ 1 th row) slowly falls during the delay time and the falling time.

[0062] In case where black is inserted after the end of the selection period, the signal level of the scanning line G_i is set to L and the signal level of the scanning line R_i is set to H. By this, the TFT T1 is turned off and the TFT T2 is turned on. Because the TFT T2 is turned on, the gate potential of the TFT T3 is grounded thereby turning off the TFT T3. Because the TFT T3 is turned off, the programmed current I' does not flow, thereby turning off the organic EL diode 7.

[0063] The TFT T3 is not turned off immediately in response to a change of the signal level of the scanning line R_i from L to H. It takes a delay time and a falling time for the drain current of the TFT T3 to turn off. Because of this, the current waveform E_{li+1} of the organic EL diode 7 slowly falls during the delay time and the falling time.

[0064] In the pixel circuit 6 of Example 1, the direction of the programmed current I flowing in the data signal line S_j in the impulse mode and the direction of the programmed current I' flowing in the data signal line S_j in the hold mode are opposite with in each other along the data signal line S_j.

[0065] By this, it is possible to distinguish the impulse mode and the hold mode by referring to the direction of the programmed current.

[0066] Both in the impulse mode and hold mode, the data output can be in the same timing as the start and end of the selection period. Thus, it is not necessary to complicate the circuit for controlling the timing of the data output.

[0067] Further, the luminance of the EL element is controlled by the current directly flowing the EL element. Therefore, it is possible to attain uniform luminance distribution that is not influenced by unevenness (individual differences) of the driving TFTs used for driving the pixel circuit.

[0068] Note that the "Selection Period", "Frame Period", "Black Insertion Period" etc. in Fig. 2 are those of the i-th row.

[0069] The present invention proposes an arrangement in which, if the pixel A_{ij} is to display at a lower-side gray scale, the pixel A_{ij} is driven in the impulse mode for easy gray scale control and if the pixel A_{ij} is to display at a higher-side gray scale, the pixel A_{ij} is driven in the hold mode for longer life, where the whole gray scales are classified into the lower-side gray scales and the higher-side gray scales.

[0070] In Example 1, as illustrated in Table 1 below, the whole gray scales are 0 to 255 gray scales. For 0 to 32 gray scales, the driving is carried out in the impulse mode. For 33 and greater gray scales, the driving is carried out in "the hold mode in which black is inserted in 90% of one frame period".

[0071] For black, that is, 0 gray scale, the driving can be carried out either in the impulse mode or the hold mode.

Table 1

Ampere Value For Light Emission in Impulse/Hold mode * The hold mode is 90% black insertion hold mode in which the white current = 10 μ A.		
Gray scales	Impulse (pA)	Hold (μ A)
255	1076	10.0
128	540	5.0
64	270	2.5
33	139	1.29
32	135	1.25
16	68	0.63

(continued)

Ampere Value For Light Emission in Impulse/Hold mode * The hold mode is 90% black insertion hold mode in which the white current = 10 μA .

Gray scales	Impulse (pA)	Hold (μA)
8	34	0.31
4	17	0.16
2	8	0.08
1	4.2	0.04

* Assuming that the number of lines = 1080.

[0072] In this driving method, the ampere value for the lowest gray scale is 4.2 μA , while the ampere value for the lowest gray scale was 40 nA if the driving for the lowest gray scale is carried out in the hold mode. This makes it easier to carry out the gray scale control.

[0073] In this driving method, the ampere value for the largest gray scale is 10 pA, while the ampere value for the largest gray scale was 1 mA or greater if the driving for the largest gray scale is carried out in the impulse mode. This provides a longer life than the conventional art.

[0074] Especially in a display device with high resolution, if the gray scale range driven in the impulse mode is small and the gray scale range driven in the hold mode is large, the current control can be carried out by effectively utilizing the ranges of the gray scales. If the range of the gray scales driven in the impulse mode is larger, the ampere value necessary to perform the driving is increased and it becomes necessary to flow a large current instantly. Thus, it is not preferable that the range of the gray scales driven in the impulse mode is larger.

[0075] Further, compared with the conventional art, the present invention has the following advantages. A first advantage is that it becomes unnecessary to change the timing of the data output, thereby making it possible to further simplify the configuration of the control circuit in the gate driver circuit. A second advantage is that it is possible to perform the light emission during the whole selection period, a longer life is achieved by reducing the instant luminance.

[0076] A third advantage is that the technology described in the present embodiment is useful in achieving lower power consumption. In the hold mode of the conventional driving circuit, the current is supplied to the organic EL element through the driving transistors continuously. If a driving transistor is driven in a saturation region, a voltage drop occurs across the driving transistor. The voltage drop causes an energy to be consumed in heat release rather than in the light emission, thereby wasting the energy. On the other hand, in the impulse mode, the light emission current is supplied via a switching element operating in a linear region, thereby reducing the power loss as small as possible. That is, compared with the hold mode of the conventional driving circuit, it is possible to reduce the power loss in case where the driving is carried out in the impulse mode. Thus, it becomes possible to realize a display device whose power consumption is reduced.

[0077] The switching-over between the impulse mode and the hold mode may not be carried out based on the gray scales. For example, in a gray scale distribution for a first pattern for displaying a mainly-black-and-white display content such as text, the gray scale for displaying white and the gray scale for displaying black are more abundant than the other gray scales. In such a first pattern, the display quality deterioration due to the uneven gray scales is not significant. Thus, the pixel circuit is driven only in the hold mode irrespectively of the gray scales, so that the life of the organic EL element can be prolonged.

[0078] On the other hand, a gray scale distribution for a second pattern for displaying a content, such as photos and moving pictures, in which uneven gray scales causes display quality deterioration is a distribution ranged widely over the whole gray scales, for example. In such a second pattern, the pixel circuits are driven both in the impulse mode and the hold mode.

[0079] Fig. 4 illustrates one exemplary flow chart showing how to switch over, according to image sources, the driving method for driving only in the hold mode and the driving method for driving both in the impulse mode and the hold mode. That is, the display device 1 has means for analyzing an image signal, and is configured to switch over the two driving method based on whether an image to be displayed is a moving picture or not, how large an area of the black display, and whether the image to be displayed is mainly text or not.

[0080] In the flowchart in Fig. 4, whether the image signal is for a moving picture or not is determined at Step s1. If the image signal is for a moving picture (Yes at Step S1), the driving method for driving both in the impulse mode and the hold mode is employed.

[0081] If the image signal is not for a moving picture (No at Step s1), it is determined whether or not signals for intermediate-lengths accounts for 90% or more of the image signal (Step s2), in order to determine whether the area of

the black display is large or small. If the signals for the intermediate-lengths accounts for less than 90% of the image signal (No at Step s2), the driving method for driving only in the hold mode is employed.

[0082] If the signals for the intermediate-lengths accounts for 90% or more of the image signal (Yes at Step s2), then it is determined whether or not the image to be displayed based on the image signal is mainly text (Step s3). If the image to be displayed based on the image signal is mainly text (Yes at Step s3), the driving method for driving only in the hold mode is employed. If the image to be displayed based on the image signal is not mainly text (No at Step s3), the driving method for driving both in the impulse mode and the hold mode is employed.

[0083] As described above, the two driving methods can be selected only by switching over the signal current sources. Therefore, no special control is necessary to change the control every time the type of the image to be displayed is switched over.

[0084] As described above, the gray scale distribution of the gray scales constituting the image to be displayed can be the criterion to switch over the impulse mode and the hold mode, that is, to switch over whether to drive the pixel circuit 6 both in the impulse mode and the hold mode, or to drive only in the hold mode. The source driver circuit 2 may have the criterion, or the control circuit 5 may have the criterion.

[Example 2]

[0085] Another Example of the present invention is described below, referring to Figs. 5 and 6. Example 2 has a configuration identical with that of Example 1, except what is described herein. For the sake of easy explanation, members having functions like those of the members illustrated in the drawings for Example 1 are like numbered and their explanation is not repeated here.

[0086] Fig. 5 is a circuit diagram of a pixel circuit 8 according to Example 2. The pixel circuit 8 is different from the pixel circuit 6 of Example 1 in terms of the following point.

[0087] The pixel circuit 6 of Example 1, the drain of the TFT T2 is electrically grounded, and the drain of the TFT T3 is connected to the power source Vp.

[0088] On the other hand, the pixel circuit 8 of Example 2 is configured such that a drain of a TFT T2 and a drain of a TFT T3 are connected to a common power source line Pi, whose potential is, as illustrated in a timing charge of Fig. 6, a ground potential during the selection period, but is a potential Vp' during the non-selection period, where the potential Vp' is greater than the grounding potential.

[0089] With this configuration, the pixel circuit 8 is not only capable of operating in the same way as the pixel circuit 6 of Example 1, but also capable of commonly utilizing the common power source line Pi instead of separately using the power source line for the ground potential and the power source line for the potential Vp' greater than the ground potential. By this, it is possible to reduce the number of the power source lines by one per row.

[Example 3]

[0090] Still another Example of the present invention is described below referring to Figs. 7 and 8. Example 3 has a configuration identical with those of Examples 1 and 2, except what is described herein. For the sake of easy explanation, members having functions like those of the members illustrated in the drawings for Example 1 or 2 are like numbered and their explanation is not repeated here.

[0091] Fig. 7 is a circuit diagram of a pixel circuit 9 according to Example 3. The pixel circuit 8 is different from the pixel circuit 6 of Example 1 in the following points.

[0092] In the pixel circuit 6 according to Example 1, the gate of the TFT T1 is connected to the i-th scanning line Gi, and the gate of the TFT T2 is connected to the i-th scanning line Ri.

[0093] On the other hand, the pixel circuit 9 of Example 3 is configured such that a gate of a TFT T1 and a gate of a TFT T2 are connected to an i-th scanning line Gi, commonly.

[0094] With this configuration, the pixel circuit 9 is not only capable of perform the same no-black-insertion operation which the pixel circuit 6 of Example 1 performs, but also capable of using the scanning line Gi commonly. By this, it is possible to reduce the number of the scanning line by one per row.

[0095] Fig. 8 is a timing chart illustrating an operation of the pixel circuit 9 according to Example 3. Unlike the timing chart of Fig. 3, the timing chart of Fig. 8 has no waveform of the scanning line Ri.

[0096] It should be noted that the pixel circuits 6, 8, and 9 of the present embodiment is applicable not only to an organic EL diode 7 but also to a semiconductor light emitting diode.

[0097] Moreover, the display device 1 may be configured such that the programmed current source I1 for the lower-side gray scale display and the programmed current source I2 for the higher-side gray scale display are current sources for outputting the currents in opposite directions.

[0098] Further, instead of the current sources I1 and I2, the display device 1 may use voltage sources one of which shows a positive voltage change in response to a gray scale change, and another one of which shows a negative voltage change.

change in response to the gray scale change.

[0099] Further, the display device 1 may be configured such that the driving in the impulse mode is carried out for lower-side gray scales and the driving in the hold mode is carried out for higher-side gray scales, where the whole gray scales of the programmed current I or I' are classified into the lower-side gray scales and the higher-side gray scales.

[0100] Further, the display device 1 may be configured such that the lower-side gray scales are ranged from a lowest gray scale of the whole gray scales of the light emitting signal to a gray scale smaller than a $1/2$ gray scale which is a center gray scale at the middle of the whole gray scales of the programmed current I , and the higher-gray scales are ranged from the gray scale smaller than the $1/2$ gray scale, to a highest gray scale of the whole gray scales of the light emitting signal.

[0101] Further, according to the display device 1 according to the present embodiment, the combinational use of the impulse mode and the hold mode provides a wider color reproducible range both on the lower-gray scale side and the higher-gray scale side. Therefore, the whole color reproducible range achieved by color combination can be dramatically widened.

(Summary of Embodiment]

[0102] The display device 1 may be configured such that: the plurality of scanning lines encompass a plurality of scanning lines $G_1, G_2, \dots, G_n, G_i$ and a plurality of scanning lines $R_1, R_2, \dots, R_n, R_i$; the pixel circuit 6 includes a thin film transistor T_1 , a thin film transistor T_2 , a thin film transistor T_3 , and a capacitor C ; the thin film transistor T_1 has a gate connected with the scanning line G_i , and a source connected with the data signal line S_j ; the thin film transistor T_2 has a gate connected with the scanning line R_i , a drain being electrically grounded, and a source connected with a gate of the thin film transistor T_3 and with one end of the capacitor C ; the thin film transistor T_3 has a drain connected with a power source line V_p , a source connected with a drain of the thin film transistor T_1 , with another end of the capacitor C , and with an anode of the organic EL diode 7; the organic EL diode 7 has a cathode being electrically grounded; the source driver circuit 3 has the programmed current source I_1 for the lower-side gray scale display, the programmed current source I_2 for the higher-side gray scale display, and a switch SW ; and for the pixel $A_{11}, \dots, A_{1m}, \dots, A_{n1}, \dots, A_{nm}$, or A_{ij} displaying an image in the impulse mode, the switch SW connects a corresponding one of the data signal lines $S_1, S_2, \dots, S_m, S_j$ with the programmed current source I_1 , and for a pixel $A_{11}, \dots, A_{1m}, \dots, A_{n1}, \dots, A_{nm}$, or A_{ij} displaying an image in the hold mode, the switch SW connects a corresponding one of the data signal lines $S_1, S_2, \dots, S_m, S_j$ with the programmed current source I_2 .

[0103] In the selection period, the signal level of the scanning line G_i and the signal level of the scanning line R_i are at the high level. By this, in the impulse mode, the programmed current I is supplied in the following route: the programmed current source I_1 for the lower-side gray scale display $\rightarrow$ the data signal line $S_j \rightarrow$ the source of the TFT $T_1 \rightarrow$ the drain of the TFT $T_1 \rightarrow$ the anode of the organic EL diode 7 $\rightarrow$ the cathode of the organic EL diode 7. Thereby, the organic EL diode 7 emits light.

[0104] In the hold mode, a reversely biased voltage is applied on the organic EL diode 7 during the selection period, thereby turning off the organic EL diode 7. Meanwhile, the gate-source voltage of the TFT T_3 becomes positive, thereby turning on the TFT T_3 .

[0105] Therefore, the programmed current I' is supplied in the following route: the power source line $V_p \rightarrow$ the drain of the TFT $T_3 \rightarrow$ the source of the TFT $T_3 \rightarrow$ the drain of the TFT $T_1 \rightarrow$ the source of the TFT $T_1 \rightarrow$ the data signal line $S_j \rightarrow$ the programmed current source I_2 for the higher-side gray scale display.

[0106] Because the capacitor C is charged with the gate-source voltage during the selection period of the TFT T_3 , the gate-source voltage of the TFT T_3 during the selection period is maintained after the end of the selection period. Because of this, the TFT transistors T_1 and T_2 are turned off after the end of the selection period, but the TFT T_3 is kept on after the end of the selection period.

[0107] Thus, the programmed current I'' , whose ampere value is substantially identical with that of the programmed current I' , is supplied in the following route: the power source line $V_p \rightarrow$ the drain of the TFT $T_3 \rightarrow$ the source of the TFT $T_3 \rightarrow$ the anode of the organic EL diode 7 $\rightarrow$ the cathode of the organic EL diode 7.

[0108] In case black is inserted after the end of the selection period, the signal level of the scanning line G_i is low and the signal level of the scanning line R_i is high. By this, the TFT T_1 is turned off and the TFT T_2 is turned on. The TFT T_3 is turned off, while the TFT T_2 is turned on. The TFT T_3 is turned off because the gate potential of the TFT T_3 is electrically grounded by turning on the TFT T_2 . Because TFT T_3 is turned off, the programmed current I'' is not supplied, thereby turning off the organic EL diode 7.

[0109] Therefore, it becomes possible to arrange such that, in case where the gray scale of the programmed current I is a lower-side gray scale, the driving is carried out in the impulse mode, and in case where the gray scale of the programmed current I is a higher-side gray scale, the driving is carried out in the hold mode.

[0110] The display device 1 may be configured such that: the plurality of scanning lines encompass a plurality of scanning lines $G_1, G_2, \dots, G_n, G_i$, and a plurality of scanning lines $R_1, R_2, \dots, R_n, R_i$; the pixel circuit 8 includes a thin

film transistor T1, a thin film transistor T2, a thin film transistor T3, and a capacitor C; the thin film transistor T1 has a gate connected with the scanning line Gi, and a source connected with the data signal line Sj; the thin film transistor T2 has a gate connected with the scanning line Ri, a drain being electrically grounded to a common power source line Pi, and a source connected with a gate of the thin film transistor T3 and with one end of the capacitor C; the thin film T3 transistor has a drain connected with the common power source line Pi, a source connected with a drain of the thin film transistor T1, with another end of the capacitor C, and with an anode of the organic EL diode 7; the organic EL diode 7 has a cathode being electrically grounded; the source driver circuit 3 has the programmed current source I1 for the lower-side gray scale display, the programmed current source I2 for the higher-side gray scale display, and a switch SW; for the pixel A11, ..., A1m, ..., An1, ..., Anm, or Aij, displaying an image in the impulse mode, the switch SW connects a corresponding one of the data signal lines S1, S2, ..., Sm, Sj, with the current source I1, and for the pixel A11, ..., A1m, ..., An1, ..., Anm, or Aij, displaying an image in the hold mode, the switch SW connects a corresponding one of the data signal lines S1, S2, ..., Sm, Sj, with the current source I2; and the common power source line Pi has a ground potential during the selection period, and an potential greater than the ground potential not during the selection period.

[0111] With this configuration, the pixel circuit 8 is not only capable of operating in the same way as the pixel circuit 6 configured such that the drain of the TFT T3 is connected to the power source line Vp, but also capable of commonly utilizing the common power source line Pi instead of separately using the power source line for the ground potential and the power source line for the potential Vp' greater than the ground potential. By this, it is possible to reduce the number of the power source lines by one per row.

[0112] The display device 1 may be configured such that: the pixel circuit 9 includes a thin film transistor T1, a thin film transistor T2, a thin film transistor T3, and a capacitor C; the thin film transistor T1 has a gate connected with the scanning line Gi, and a source connected with the data signal line Sj; the thin film transistor T2 has a gate connected with the scanning line Gi, a drain being electrically grounded, and a source connected with a gate of the thin film transistor T3 and with one end of the capacitor C; the thin film transistor T3 has a drain connected with a power source line Vp, a source connected with a drain of the thin film transistor T1, with another end of the capacitor C, and with an anode of the organic EL diode 7; the organic EL diode 7 has a cathode being electrically grounded; the source driver circuit 3 has the programmed current source I1 for the lower-side gray scale display, the programmed current source I2 for the higher-side gray scale display, and a switch SW; and for the pixel A11, ..., A1m, ..., An1, ..., Anm, or Aij displaying an image in the impulse mode, the switch SW connects a corresponding one of the data signal lines S1, S2, ..., Sm, Sj with the programmed current source I1, and for the pixel A11, ..., A1m, ..., An1, ..., Anm, or Aij displaying an image in the hold mode, the switching means connects a corresponding one of the data signal lines with the programmed current source I2.

[0113] As described above, the pixel circuit 9 is configured such that the gate of the TFT T1 and the gate of the TFT T2 are connected to the scanning line Gi, commonly.

[0114] With this configuration, the pixel circuit 9 is not only capable of perform the same no-black-insertion operation which the pixel circuit 6 or 8 using the scanning lines Gi and Ri performs, but also capable of using the scanning line Gi commonly. By this, it is possible to reduce the number of the scanning line by one per row.

[0115] The display device 1 may be configured such that the programmed current source I1 and the programmed current source I2 are current sources configured to output currents in opposite directions.

[0116] With this configuration, the current (the first current) flowing in the data signal lines S1, S2, ... Sm, Sj in the impulse mode flow in a direction opposite to that of the current (the second current) flowing in the data signal lines S1, S2, ... Sm, Sj in the hold mode. By this, it becomes possible to distinguish the impulse mode and the hold mode from each other. Thus, it becomes possible to continue the light emission until the end of the selection period even in case of the impulse mode.

[0117] Both in the impulse mode and hold mode, the data output can be in the same timing as the start and end of the selection period. Thus, it is not necessary to complicate the circuit for controlling the timing of the data output.

[0118] Further, the luminance of the organic EL element 7 is controlled by the current directly flowing the organic EL element 7. Therefore, it is possible to attain uniform luminance distribution that is not influenced by unevenness (individual differences) of the driving TFTs used for driving the pixel circuit.

[0119] The display device 1 may be configured such that the programmed current source I1 and the programmed current source I2 are voltage sources one of which shows a positive voltage change in response to a gray scale change, and another one of which shows a negative voltage change in response to the gray scale change.

[0120] The display device 1 may be configured such that the thin film transistor T1, the thin film transistor T2, and the thin film transistor T3 are N-channel thin film transistors.

[0121] This allows to employ an amorphous silicon panel in the display device 1, which amorphous silicon panel has a difficulty of adopting P-channel TFTs.

[0122] The display device 1 may be configured such that the driving in the impulse mode is carried out for lower-side gray scales and the driving in the hold mode is carried out for higher-side gray scales, where whole gray scales of the light emitting signal are classified into the lower-side gray scales and the higher-side gray scales.

[0123] In addition, the drive method for the display device may be arranged such that the step of driving in the impulse

mode is carried out for lower-side gray scales and the step of driving in the hold mode is carried out for higher-side gray scales where the whole gray scales of the programmed currents I, I', and I'' are classified into the lower-side gray scales and the higher-side gray scales.

[0124] The display device 1 may be configured such that the lower-side gray scales are ranged from a lowest gray scale of the whole gray scales of the programmed currents I, I', and I'', to a gray scale smaller than a 1/2 gray scale which is a center gray scale at the middle of the whole gray scales of the programmed currents I, I', and I'', and the higher-gray scales are ranged from the gray scale smaller than the 1/2 gray scale, to a highest gray scale of the whole gray scales of the programmed currents I, I', and I''.

[0125] In addition, the drive method for the display device may be arranged such that the lower-side gray scales are ranged from a lowest gray scale of the whole gray scales of the programmed currents I, I', and I'' to a gray scale smaller than a 1/2 gray scale which is a center gray scale at the middle of the whole gray scales of the programmed currents I, I', and I'', and the higher-gray scales are ranged from the gray scale smaller than the 1 / 2 gray scale, to a highest gray scale of the whole gray scales of the programmed currents I, I', and I''.

[0126] Further, the display device 1 may be configured such that the source driver circuit 3 has a criterion on whether to drive the pixel circuits 6 both in the impulse mode and the hold mode, or to drive the pixel circuits 6 only in the hold mode, where the criterion is based on a distribution of gray scale values constituting the image.

[0127] For example, in a gray scale distribution for a first pattern for displaying a mainly-black-and-white display content such as text, the gray scale for displaying white and the gray scale for displaying black are more abundant than the other gray scales. In such a first pattern, the display quality deterioration due to the uneven gray scales is not significant. In this case, it is possible to drive the pixel circuit 6 only in the hold mode, irrespectively of the gray scales, in order to achieve low power consumption.

[0128] On the other hand, a gray scale distribution for a second pattern for displaying a content, such as photos and moving pictures, in which uneven gray scales causes display quality deterioration is a distribution ranged widely over the whole gray scales, for example. In such a second pattern, the pixel circuit 6 is driven both in the impulse mode and the hold mode.

Industrial Applicability

[0129] The present invention makes it possible to perform the gray scale control more easily than conventional gray scale control, to prolong the life of the device by lowering the instant luminance, and to improve moving picture displaying performance. Thus, the present invention is suitably applicable to display devices for full-color image display operation.

Reference Signs List

[0130]

- 1: Display Device
- 2: Source Driver Circuit
- 3: Gate Driver Circuit
- 4: Display Section
- 5: Control Circuit
- 6, 8, 9: Pixel Circuit
- 7: Organic EL Diode

(Element, Organic Electroluminescence Diode)

[0131]

- A11, ..., A1m, ..., An1, ..., Anm, Aij: Pixels
- C: Capacitor
- G1, G2, ..., Gn, Gi: Scanning Lines (First Scanning Line)
- R1, R2, ..., Rn, Ri: Scanning Lines (Second Scanning Line)
- I: Programmed Current (Light Emitting Signal)
- I': Programmed Current (Light Emitting Signal)
- I'': Programmed Current (Light Emitting Signal)
- I1: Programmed Current Source for Lower-Side Gray Scale

Display (First Signal Source)

[0132]

5 I2: Programmed Current Source for Higher-Side Gray Scale

Display (Second Signal Source)

[0133]

10

Pi: Common Power Source Line

s1 to s3: Steps

S1, S2,...,Sm, Sj: Data Signal Lines

SW: Switch (Switch Means)

15

T1: Thin Film Transistor (First Thin Film Transistor)

T2: Thin Film Transistor (Second Thin Film Transistor)

T3: Thin Film Transistor (Third Thin Film Transistor)

Vgs: Gate-Source Voltage

Vp: Power Source Line

20

Vp': Potential Greater than Ground Potential

Claims

25

1. A display device including a plurality of scanning lines extended in one direction, a plurality of data signal lines extended in another direction, a source driver circuit for driving the plurality of data signal lines, a gate driver circuit for controlling the plurality of scanning lines, and a pixel provided correspondingly to each intersection between the plurality of scanning lines and the plurality of data signal lines, each pixel being provided with an element for emitting light with luminance depending on an electric current supplied to the element, where a selection period of a scanning line is a period in which the scanning line is selected by the gate driver circuit, the display device comprising:

30

a pixel circuit per pixel, the pixel circuit being driven in an impulse mode in which the element emits the light only during the selection period, or in a hold mode in which the element emits the light not during the selection period but after the selection period,

35

the pixel circuit being provided with a first signal source for supplying a light emitting signal when the pixel circuit is driven in the impulse mode, and a second signal source for supplying a light emitting signal when the pixel circuit is driven in the hold mode.

2. A display device as set forth in claim 1, wherein:

40

the plurality of scanning lines encompass a plurality of first scanning lines and a plurality of second scanning lines; the pixel circuit includes a first thin film transistor, a second thin film transistor, a third thin film transistor, and a capacitor;

45

the first thin film transistor has a gate connected with a corresponding one of the first scanning lines, and a source connected with a corresponding one of the data signal lines;

the second thin film transistor has a gate connected with a corresponding one of the second scanning lines, a drain being electrically grounded, and a source connected with a gate of the third thin film transistor and with one end of the capacitor;

50

the third thin film transistor has a drain connected with a power source line, a source connected with a drain of the first thin film transistor, with another end of the capacitor, and with an anode of the element;

the element has a cathode being electrically grounded;

the source driver circuit has the first signal source, the second signal source, and switching means; and

for the pixel displaying an image in the impulse mode, the switching means connects a corresponding one of the data signal lines with the first signal source, and for the pixel displaying an image in the hold mode, the

55

switching means connects a corresponding one of the data signal lines with the second signal source.

3. A display device as set forth in claim 1, wherein:

the plurality of scanning lines encompass a plurality of first scanning lines and a plurality of second scanning lines; the pixel circuit includes a first thin film transistor, a second thin film transistor, a third thin film transistor, and a capacitor;

the first thin film transistor has a gate connected with a corresponding one of the first scanning lines, and a source connected with a corresponding one of the data signal lines;

the second thin film transistor has a gate connected with a corresponding one of the second scanning lines, a drain being electrically grounded to a common power source line, and a source connected with a gate of the third thin film transistor and with one end of the capacitor;

the third thin film transistor has a drain connected with the common power source line, a source connected with a drain of the first thin film transistor, with another end of the capacitor, and with an anode of the element;

the element has a cathode being electrically grounded;

the source driver circuit has the first signal source, the second signal source, and switching means;

for the pixel displaying an image in the impulse mode, the switching means connects a corresponding one of the data signal lines with the first signal source, and for the pixel displaying an image in the hold mode, the

switching means connects a corresponding one of the data signal lines with the second signal source; and the common power source line has a ground potential during the selection period, and an potential greater than the ground potential not during the selection period.

4. A display device as set forth in claim 1, wherein:

the pixel circuit includes a first thin film transistor, a second thin film transistor, a third thin film transistor, and a capacitor;

the first thin film transistor has a gate connected with a corresponding one of the scanning lines, and a source connected with a corresponding one of the data signal lines;

the second thin film transistor has a gate connected with a corresponding one of the scanning lines, a drain being electrically grounded, and a source connected with a gate of the third thin film transistor and with one end of the capacitor;

the third thin film transistor has a drain connected with a power source line, a source connected with a drain of the first thin film transistor, with another end of the capacitor, and with an anode of the element;

the element has a cathode being electrically grounded;

the source driver circuit has the first signal source, the second signal source, and switching means; and

for the pixel displaying an image in the impulse mode, the switching means connects a corresponding one of the data signal lines with the first signal source, and for the pixel displaying an image in the hold mode, the switching means connects a corresponding one of the data signal lines with the second signal source.

5. A display device as set forth in claim 1, wherein the first signal source and the second signal source are current sources configured to output currents in opposite directions.

6. A display device as set forth in claim 1, wherein the first signal source and the second signal source are voltage sources one of which shows a positive voltage change in response to a gray scale change, and another one of which shows a negative voltage change in response to the gray scale change.

7. A display device as set forth in claim 2, wherein the first thin film transistor, the second thin film transistor, and the third thin film transistor are N-channel thin film transistors.

8. A display device as set forth in claim 1, wherein the driving in the impulse mode is carried out for lower-side gray scales and the driving in the hold mode is carried out for higher-side gray scales, where whole gray scales of the light emitting signal are classified into the lower-side gray scales and the higher-side gray scales.

9. A display device as set forth in claim 8, wherein the lower-side gray scales are ranged from a lowest gray scale of the whole gray scales of the light emitting signal to a gray scale smaller than a 1/2 gray scale which is a center gray scale at the middle of the whole gray scales of the light emitting signal, and the higher-gray scales are ranged from the gray scale smaller than the 1/2 gray scale, to a highest gray scale of the whole gray scales of the light emitting signal.

10. A display device as set forth in claim 2, wherein:

the source driver circuit has a criterion on whether to drive the pixel circuits both in the impulse mode and the

hold mode, or to drive the pixel circuits only in the hold mode, where the criterion is based on a distribution of gray scale values constituting the image.

11. A display device as set forth in claim 1, wherein the element is an organic electroluminescence diode.

12. A drive method for a display device including a plurality of scanning lines extended in one direction, a plurality of data signal lines extended in another direction, a source driver circuit for driving the plurality of data signal lines, a gate driver circuit for controlling the plurality of scanning lines, and a pixel provided correspondingly to each intersection between the plurality of scanning lines and the plurality of data signal lines, each pixel being provided with an element for emitting light with luminance depending on an electric current supplied to the element, where a selection period of a scanning line is a period in which the scanning line is selected by the gate driver circuit, the drive method comprising:

driving a pixel circuit of the pixel in an impulse mode in which the element emits the light only during the selection period;
driving the pixel circuit in a hold mode in which the element emits the light not during the selection period but after the selection period;
supplying a light emitting signal from a first signal source when the pixel circuit is driven in the impulse mode; and
supplying a light emitting signal from a second signal source when the pixel circuit is driven in the hold mode.

13. A drive method as set forth in claim 12, wherein the step of driving in the impulse mode is carried out for lower-side gray scales and the step of driving in the hold mode is carried out for higher-side gray scales where whole gray scales of the light emitting signal are classified into the lower-side gray scales and the higher-side gray scales.

14. A drive method as set forth in claim 13, wherein the lower-side gray scales are ranged from a lowest gray scale of the whole gray scales of the light emitting signal to a gray scale smaller than a 1/2 gray scale which is a center gray scale at the middle of the whole gray scales of the light emitting signal, and the higher-gray scales are ranged from the gray scale smaller than the 1/2 gray scale, to a highest gray scale of the whole gray scales of the light emitting signal.

15. A drive method as set forth in claim 12, wherein the element is an organic electroluminescence diode.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8





FIG. 9



INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2010/001523

A. CLASSIFICATION OF SUBJECT MATTER

G09G3/30(2006.01)i, G09F9/30(2006.01)i, G09G3/20(2006.01)i, H01L27/32(2006.01)i, H01L51/50(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G09G3/30, G09F9/30, G09G3/20, H01L27/32, H01L51/50

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Jitsuyo Shinan Koho	1922-1996	Jitsuyo Shinan Toroku Koho	1996-2010
Kokai Jitsuyo Shinan Koho	1971-2010	Toroku Jitsuyo Shinan Koho	1994-2010

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y A	JP 2009-009049 A (Canon Inc.), 15 January 2009 (15.01.2009), paragraphs [0016] to [0020], [0033] to [0068] & US 2009/0002281 A1	1-7, 11-12, 15 8-10, 13-14
Y	JP 2004-317677 A (Seiko Epson Corp.), 11 November 2004 (11.11.2004), entire text; all drawings (Family: none)	1-7, 11-12, 15
Y	JP 2007-248800 A (Casio Computer Co., Ltd.), 27 September 2007 (27.09.2007), paragraphs [0035] to [0082]; fig. 3 (Family: none)	2-7

☒ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search
23 April, 2010 (23.04.10)

Date of mailing of the international search report
11 May, 2010 (11.05.10)

Name and mailing address of the ISA/
Japanese Patent Office

Authorized officer

Facsimile No.

Telephone No.

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2010/001523

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	JP 2001-60076 A (Sony Corp.), 06 March 2001 (06.03.2001), entire text; all drawings (Family: none)	2-7
A	JP 2004-361935 A (Semiconductor Energy Laboratory Co., Ltd.), 24 December 2004 (24.12.2004), entire text; all drawings & US 2004/0222950 A1 & US 2009/0174631 A1 & KR 10-2004-0096777 A	1-15

Form PCT/ISA/210 (continuation of second sheet) (July 2009)

REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- JP 2003195810 A [0010]

专利名称(译)	显示装置和显示装置的驱动方法		
公开(公告)号	EP2439724A1	公开(公告)日	2012-04-11
申请号	EP2010783073	申请日	2010-03-04
[标]申请(专利权)人(译)	夏普株式会社		
申请(专利权)人(译)	夏普株式会社		
当前申请(专利权)人(译)	夏普株式会社		
[标]发明人	KISHI NORITAKA		
发明人	KISHI, NORITAKA		
IPC分类号	G09G3/30 G09F9/30 G09G3/20 H01L27/32 H01L51/50 G09G3/32		
CPC分类号	G09G3/3225 G09G3/2077 G09G3/3283 G09G2300/0842 G09G2320/0261 G09G2330/021		
优先权	2009135286 2009-06-04 JP		
其他公开文献	EP2439724B1 EP2439724A4		
外部链接	Espacenet		

摘要(译)

像素电路 (6) 以脉冲模式驱动，其中有有机EL二极管 (7) 仅在选择周期期间发光，或者在保持模式下驱动，其中有有机EL二极管 (7) 在选择期间不发光期间但在选择期后。此外，像素电路 (6) 具有用于下侧灰度级显示的编程电流源 (I1) 和用于高侧灰度级显示的编程电流源 (I2) ，该像素电路 (6) 被提供有当在脉冲模式下驱动像素电路 (6) 时，来自编程电流源 (I1) 的编程电流 (I) ，以及当像素电路 (6) 中来自编程电流源 (I2) 的编程电流 (I') 在保持模式下被驱动。

FIG. 1

