



(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:  
**28.09.2011 Bulletin 2011/39**

(51) Int Cl.:  
**G09G 3/32<sup>(2006.01)</sup>**

(21) Application number: **11003018.6**

(22) Date of filing: **01.10.2007**

(84) Designated Contracting States:  
**AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR**

(30) Priority: **08.03.2007 JP 2007058021**

(62) Document number(s) of the earlier application(s) in accordance with Art. 76 EPC:  
**07828924.6 / 2 093 748**

(71) Applicant: **Sharp Kabushiki Kaisha**  
**Osaka-shi, Osaka 545-8522 (JP)**

(72) Inventor: **Kishi, Noritaka**  
**Osaka-shi**  
**Osaka 545-8522 (JP)**

(74) Representative: **Müller - Hoffmann & Partner**  
**Patentanwälte**  
**Innere Wiener Strasse 17**  
**81667 München (DE)**


Remarks:

This application was filed on 11-04-2011 as a divisional application to the application mentioned under INID code 62.

(54) **Display device and its driving method**

(57) In a pixel circuit 10, TFTs 12 and 13 are turned on while a TFT 14 is turned off, and a voltage ( $V_{DD} + V_x$ ) which depends on a threshold voltage  $V_{th}$  of a driving TFT 11 is read onto a data line  $S_j$ . Moreover, switches 21 and 22 in a source driver circuit are turned on, and a voltage  $V_x$  is held at a capacitor 26. Next, the TFT 13 is turned off, states of switches 21 to 24 are switched, and a voltage ( $V_{data} + V_x$ ) is applied to the data line  $S_j$ . Further, the TFT 12 is turned off while the TFT 14 is turned on. An amount of an electric current flowing through an organic EL element 15 after the turn-on of the TFT 14 is determined from the voltage ( $V_{data} + V_x$ ) of a gate terminal of the driving TFT 11. Thus, it is possible to efficiently utilize an amplitude of a data voltage and compensate variations in threshold voltage of the driving TFT 11 with high accuracy, without increasing a scale of the pixel circuit 10.

*Fig. 2*



**Description**

## TECHNICAL FIELD

5 **[0001]** The present invention relates to display devices, more particularly, to display devices using an electric current driving element such as an organic EL display or an FED, and a method for driving the same.

## BACKGROUND ART

10 **[0002]** Recently, there has been increased demand for thin and lightweight display devices achieving high-speed response. Therefore, there has been actively conducted research and development on organic EL (Electro Luminescence) displays and FEDs (Field Emission Displays).

15 **[0003]** An organic EL element included in an organic EL display emits light at higher luminance as a voltage to be applied thereto is high and an electric current flowing therethrough is large in amount. In the organic EL element, however, a relation between the luminance and the voltage varies readily due to influences such as a driving time and an ambient temperature. Consequently, it becomes very difficult to suppress the variations in luminance of the organic EL element if a driving scheme of a voltage control type is adopted for the organic EL display. In contrast to this, the luminance of the organic EL element is almost proportional to the electric current. This proportional relation is less susceptible to an influence of an extraneous factor such as an ambient temperature. Accordingly, it is preferable that a driving scheme of an electric current control type is adopted for the organic EL display.

20 **[0004]** Meanwhile, a display device includes a pixel circuit and a drive circuit each of which is configured using a TFT (Thin Film Transistor) made of amorphous silicon, low-temperature polycrystalline silicon, CG (Continuous Grain) silicon or the like. However, such a TFT has characteristics (e.g., threshold voltage, mobility) which vary readily. For this reason, a circuit that compensates the variations in characteristic of the TFT is provided for the pixel circuit of the organic EL display. Thus, the variations in luminance of the organic EL element are suppressed by action of this circuit.

25 **[0005]** In the driving scheme of the electric current drive type, a scheme for compensating variations in characteristic of a TFT is broadly divided into an electric current program scheme in which an amount of an electric current flowing through a driving TFT is controlled by an electric current signal and a voltage program scheme in which the amount of this electric current is controlled by a voltage signal. Use of the electric current program scheme allows compensation of variations in threshold voltage and mobility. Use of the voltage program scheme allows compensation of only the variations in threshold voltage.

30 **[0006]** However, the electric current program scheme has the following two problems. First, it is difficult to design a pixel circuit and a drive circuit since an electric current to be used herein is considerably small in amount. Second, it is difficult to make a large-area circuit since an influence of a parasitic capacity is exerted readily when an electric current signal is set. In contrast to this, according to the voltage program scheme, an influence of a parasitic capacity or the like is minute and a circuit is designed in a relatively ease manner. Moreover, an influence of variations in mobility to be exerted on an amount of an electric current is smaller than an influence of variations in threshold voltage to be exerted on the amount of the electric current. Further, the variations in mobility can be suppressed to a certain degree in a step of manufacturing a TFT. Accordingly, even a display device that adopts the voltage program scheme can provide satisfactory display quality.

35 **[0007]** With regard to an organic EL display that adopts the driving scheme of the electric current drive type, conventionally, there has been known the following pixel circuit. Fig. 11 is a circuit diagram showing a pixel circuit described in Patent Document 1. The pixel circuit 90 shown in Fig. 11 includes a driving TFT 91, switching TFTs 92 to 94, capacitors 95 and 96, and an organic EL element 97 (also referred to as an OLED (Organic Light Emitting Diode)). Each of the TFTs included in the pixel circuit 90 is of a P-channel type.

40 **[0008]** In the pixel circuit 90, the driving TFT 91, the switching TFT 94 and the organic EL element 97 are provided in series between a power supply wiring line Vp (potential: VDD) and a common cathode (GND). The capacitor 95 and the switching TFT 92 are provided in series between a gate terminal of the driving TFT 91 and a data line Sj. The switching TFT 93 is provided between the gate terminal and a drain terminal of the driving TFT 91, and the capacitor 96 is provided between the gate terminal of the driving TFT 91 and the power supply wiring line Vp. The switching TFT 92 has a gate terminal connected to a scanning line Gi, the switching TFT 93 has a gate terminal connected to an auto-zero line AZi and the switching TFT 94 has a gate terminal connected to an illumination line ILi.

45 **[0009]** Fig. 12 is a timing chart showing a timing that data is written to the pixel circuit 90. Prior to a time t0, a potential at the scanning line Gi and a potential at the auto-zero line AZi are controlled to a high level, respectively, a potential at the illumination line ILi is controlled to a low level, and a potential at the data line Sj is controlled to a reference potential Vstd. At the time t0, when the potential at the scanning line Gi is changed to the low level, the switching TFT 92 is changed to a conduction state. At a time t1, next, when the potential at the auto-zero line AZi is changed to the low level, the switching TFT 93 is changed to the conduction state. In the driving TFT 91, thus, the gate terminal and the drain

terminal become equal in potential to each other.

**[0010]** At a time  $t_2$ , next, when the potential at the illumination line  $IL_i$  is changed to the high level, the switching TFT 94 is changed to a non-conduction state. Herein, an electric current flows from the power supply wiring line  $V_p$  into the gate terminal of the driving TFT 91 via the driving TFT 91 and the switching TFT 93. The potential at the gate terminal of the driving TFT 91 rises during a period that the driving TFT 91 is in the conduction state. The driving TFT 91 is changed to the non-conduction state when a gate-source voltage becomes a threshold voltage  $V_{th}$  (negative value) (i.e., when the potential at the gate terminal becomes  $(V_{DD} + V_{th})$ ). Accordingly, the potential at the gate terminal of the driving TFT 91 rises to  $(V_{DD} + V_{th})$ .

**[0011]** At a time  $t_3$ , next, when the potential at the auto-zero line  $AZ_i$  is changed to the high level, the switching TFT 93 is changed to the non-conduction state. Herein, a difference in potential  $(V_{DD} + V_{th} - V_{std})$  between the gate terminal of the driving TFT 91 and the data line  $S_j$  is held at the capacitor 95.

**[0012]** At a time  $t_4$ , next, when the potential at the data line  $S_j$  is changed from the reference potential  $V_{std}$  to a data potential  $V_{data}$ , the potential at the gate terminal of the driving TFT 91 is changed by the same amount  $(V_{data} - V_{std})$  and then becomes  $(V_{DD} + V_{th} + V_{data} - V_{std})$ . At a time  $t_5$ , next, when the potential at the scanning line  $Gi$  is changed to the high level, the switching TFT 92 is changed to the non-conduction state. Herein, the gate-source voltage  $(V_{th} + V_{data} - V_{std})$  of the driving TFT 91 is held at the capacitor 96. At a time  $t_6$ , next, the potential at the data line  $S_j$  is changed from the data potential  $V_{data}$  to the reference potential  $V_{std}$ .

**[0013]** At a time  $t_7$ , next, when the potential at the illumination line  $IL_i$  is changed to the low level, the switching TFT 94 is changed to the conduction state. Thus, an electric current flows from the power supply wiring line  $V_p$  into the organic EL element 97 via the driving TFT 91 and the switching TFT 94. An amount of the electric current flowing through the driving TFT 91 increases/decreases in accordance with the potential  $(V_{DD} + V_{th} + V_{data} - V_{std})$  at the gate terminal. However, the amount of the electric current is the same as long as the potential difference  $(V_{data} - V_{std})$  is the same even when the threshold voltage  $V_{th}$  is different. Irrespective of the value of the threshold voltage  $V_{th}$ , accordingly, the electric current flows through the organic EL element 97 in an amount which depends on the potential  $V_{data}$ , so that the organic EL element 97 emits light at a luminance which depends on the data potential  $V_{data}$ .

**[0014]** In addition to this, with regard to the organic EL display, there have been known a method for providing a threshold value correction circuit outside a pixel circuit, and a method for setting a threshold value correction period longer than a period for selecting a pixel circuit. For example, Patent Document 2 describes the following method. That is, an electric current capability of a drive element is measured and is stored in a memory provided outside a pixel circuit, and a voltage to be supplied to a panel is changed in accordance with the stored electric current capability (see Fig. 13). Moreover, Patent Document 3 describes the following method. That is, a switch for applying an initial voltage to one end of a coupling capacitance is provided for setting a threshold value correction period longer than a selection period.

[Patent Document 1] International Publication No. 98/48403 Pamphlet

[Patent Document 2] Japanese Laid-Open Patent Publication No. 2002-278513

[Patent Document 3] Japanese Laid-Open Patent Publication No. 2004-133240

## DISCLOSURE OF THE INVENTION

### PROBLEMS TO BE SOLVED BY THE INVENTION

**[0015]** As described above, use of the pixel circuit 90 shown in Fig. 11 allows compensation of the variations in threshold voltage of the driving TFT 91 and allows light emission by the organic EL element 97 at a desired luminance. However, this pixel circuit (hereinafter, referred to as the conventional pixel circuit) has the following problems.

**[0016]** A first problem is that an amplitude of a data voltage can not be utilized efficiently. In the conventional pixel circuit, data is written by capacitance coupling. Consequently, even when a certain data voltage is written from an outside of the pixel circuit, a voltage to be applied actually as an overdrive voltage to the driving TFT becomes  $C_c / (C_c + C_s + C_{gs})$  times as large as the written data voltage (where  $C_c$  represents a capacitance of the capacitor 95,  $C_s$  represents a capacitance of the capacitor 96 and  $C_{gs}$  represents a gate-source capacitance of the driving TFT 91). As described above, since the data voltage can not be utilized efficiently, power consumption in a data driver circuit is increased. When the coupling capacitance  $C_c$  is set to be considerably large, the amplitude of the data voltage can be utilized efficiently. However, the pixel circuit is disadvantageously increased in scale. In addition, there arises a problem that the parasitic capacitance  $C_{gs}$ , which can not be controlled with high accuracy, exerts an adverse influence on a drive voltage.

**[0017]** A second problem is that the threshold value correction is low in accuracy. As described above, since the actual drive voltage becomes  $C_c / (C_c + C_s + C_{gs})$  times as large as the voltage applied from the outside, an effect of the threshold value correction also becomes  $C_c / (C_c + C_s + C_{gs})$  times. Consequently, it is difficult to completely correct the threshold voltage.

**[0018]** A third problem is that the pixel circuit is increased in scale. As described above, when the coupling capacitance  $C_c$  is increased in order to deal with the parasitic capacitance, an area occupied by the capacitor 95 becomes large in the layout of the pixel circuit. Consequently, an aperture ratio is reduced in an organic EL display having a bottom emission configuration in which light is extracted from a bottom side of a substrate. Moreover, since the increase in circuit area results in reduction of a yield in manufacturing, the area of the pixel circuit must be decreased and the number of elements in the pixel circuit must be reduced.

**[0019]** A fourth problem is that an inspection in manufacturing becomes difficult. In the conventional pixel circuit, the gate terminal of the driving TFT is connected to the data line through the capacitor. Consequently, it is difficult to inspect the electric current, which flows through the driving TFT, via the data line. For this reason, it becomes difficult to improve a yield through to the inspection.

**[0020]** A fifth problem is that the threshold value correction period is restricted to a short time. In the conventional pixel circuit, the threshold value correction and the data write must be performed within the period for selecting the pixel circuit. The threshold value correction requires a time until the gate-source voltage of the diode-connected drive element sufficiently approximates the threshold voltage. In a display device with high definition, however, such a selection period is very short. For example, in a case where a panel having a resolution of VGA is driven at 60 frames/s, a selection period is set at about 30  $\mu$ s. It is difficult to complete threshold value correction and data write within this short time.

**[0021]** According to the method described in Patent Document 2, the third problem can be solved. However, since the memory for storing the electric current capability of each drive element is provided, a cost of a peripheral circuit and a layout area are increased. According to the method described in Patent Document 3, moreover, the fifth problem can be solved. However, since the switch for applying the initial voltage is provided, the pixel circuit is further increased in scale.

**[0022]** Hence, an object of the present invention is to provide a display device that efficiently utilizes an amplitude of a data voltage and performs threshold value correction with high accuracy, without increasing a scale of a pixel circuit.

#### MEANS FOR SOLVING THE PROBLEMS

**[0023]** A first aspect of the present invention is a display device of an electric current driving type, including: a plurality of pixel circuits arranged in correspondence with intersections of a plurality of scanning lines and a plurality of data lines, each pixel circuit including an electro-optical element and a drive element having a control terminal connected to the data line through a switching element; a scanning signal output circuit selecting a write-target pixel circuit through use of the scanning line, and exercising control such that the selected pixel circuit outputs, to the data line, a voltage which depends on a threshold voltage of the drive element; and a display signal output circuit applying, to the data line, a voltage obtained by adding or subtracting a correction voltage corresponding to the threshold voltage to or from a data voltage corresponding to display data, based on the voltage outputted to the data line.

**[0024]** A second aspect of the present invention is the display device according to the first aspect of the present invention, wherein the electro-optical element and the drive element are provided in series between two power supply wiring lines in the pixel circuit, and the pixel circuit further includes a first switching element connected to a control terminal of the drive element and the data line, a second switching element provided between the control terminal and one conductive terminal of the drive element, a third switching element provided together with the electro-optical element and the drive element in series between the power supply wiring lines, and a capacitance having one end connected to the control terminal of the drive element.

**[0025]** A third aspect of the present invention is the display device according to the second aspect of the present invention, wherein the scanning signal output circuit controls the write-target pixel circuit such that the first and second switching elements are set at a conduction state, the third switching element is set at a non-conduction state, next, the second switching element is changed to the non-conduction state, then, the first switching element is changed to the non-conduction state and the third switching element is changed to the conduction state, and the display signal output circuit applies, to the data line, the voltage obtained by adding or subtracting the correction voltage to or from the data voltage after the second switching element is changed to the non-conduction state, based on a voltage of the data line in the case where the second switching element is in the conduction state.

**[0026]** A fourth aspect of the present invention is the display device according to the second aspect of the present invention, wherein each of the drive element and the first to third switching elements is a thin film transistor, one of the first and third switching elements is of a P-channel type and the other switching element is of an N-channel type, and the first and third switching elements have control terminals connected to a common wiring line.

**[0027]** A fifth aspect of the present invention is the display device according to the second aspect of the present invention, wherein each of the drive element and the first to third switching elements is a thin film transistor, one of the second and third switching elements is of a P-channel type and the other switching element is of an N-channel type, and the second and third switching elements have control terminals connected to a common wiring line.

**[0028]** A sixth aspect of the present invention is the display device according to the second aspect of the present invention, wherein the drive element is an enhancement P-channel type transistor, and the pixel circuit selected by the

scanning signal output circuit outputs, to the data line, a voltage obtained by subtracting an absolute value of the voltage which depends on the threshold voltage of the drive element from a higher one of voltages of the power supply wiring lines.

**[0029]** A seventh aspect of the present invention is the display device according to the second aspect of the present invention, wherein the drive element is an enhancement N-channel type transistor, and the pixel circuit selected by the scanning signal output circuit outputs, to the data line, a voltage obtained by adding an absolute value of the voltage which depends on the threshold voltage of the drive element to a lower one of voltages of the power supply wiring lines.

**[0030]** An eighth aspect of the present invention is the display device according to the second aspect of the present invention, wherein the display signal output circuit applies a predetermined constant voltage to the data line at a part of a conduction period of the first switching element.

**[0031]** A ninth aspect of the present invention is the display device according to the first aspect of the present invention, wherein the display signal output circuit includes a plurality of analog buffers, and a plurality of correcting capacitances and a plurality of switch circuits provided for each data line, and the switch circuit switches between a state that one electrode of the correcting capacitance is connected to the data line and the other electrode thereof is applied with a predetermined constant voltage and a state that one electrode of the correcting capacitance is connected to the data line through the analog buffer and the other electrode thereof is applied with the data voltage.

**[0032]** A tenth aspect of the present invention is the display device according to the ninth aspect of the present invention, wherein the analog buffer is provided for the plurality of data lines.

**[0033]** An eleventh aspect of the present invention is a method for driving a display device including a plurality of pixel circuits arranged in correspondence with intersections of a plurality of scanning lines and a plurality of data lines, each pixel circuit including an electro-optical element and a drive element having a control terminal connected to the data line through a switching element, the method including the steps of: selecting a write-target pixel circuit through use of the scanning line, and exercising control such that the selected pixel circuit outputs, to the data line, a voltage which depends on a threshold voltage of the drive element; and applying, to the data line, a voltage obtained by adding or subtracting a correction voltage corresponding to the threshold voltage to or from a data voltage corresponding to display data, based on the voltage outputted to the data line.

## EFFECTS OF THE INVENTION

**[0034]** According to the first or eleventh aspect of the present invention, it is possible to read the voltage which depends on the threshold voltage of the drive element from the selected pixel circuit and to apply, to the control terminal of the drive element, the voltage obtained by adding or subtracting the correction voltage (the voltage corresponding to the threshold voltage) to or from the data voltage. Accordingly, it is possible to detect the threshold voltage of the drive element to compensate variations in threshold voltage, and to allow the electro-optical element to emit light at a desired luminance. Moreover, the threshold value correction circuit is provided outside the pixel circuit and the threshold voltage is detected by use of the data line, leading to reduction in scale and area of the pixel circuit. Further, the threshold voltage is detected as a voltage signal, so that a current-voltage conversion element becomes unnecessary unlike a case where an electric current signal is fed back. Therefore, variations in correction effect can be suppressed. Moreover, a desired voltage is applied to the control terminal of the drive element through no coupling capacitance. Therefore, it is possible to efficiently utilize an amplitude of the data voltage and to reduce power consumption.

**[0035]** According to the second aspect of the present invention, it is possible to reduce the capacitance to be used for threshold value correction, to improve an aperture ratio and a yield, and to reduce power consumption.

**[0036]** According to the third aspect of the present invention, it is possible to divide the period for selecting the pixel circuit into a period for detecting the threshold voltage and a period for writing the corrected data voltage, and to allow commonality of a feedback line for reading the threshold voltage and a data line for writing the data.

**[0037]** According to the fourth or fifth aspect of the present invention, it is possible to reduce the number of wiring lines in such a manner that the first to third switching elements share the wiring line to be connected to the control terminals thereof. Thus, it is possible to make an aperture ratio of a pixel higher.

**[0038]** According to the sixth aspect of the present invention, the variations in threshold voltage can be compensated in the drive element of the P-channel type when the voltage obtained by subtraction of the absolute value of the threshold voltage is applied to the control terminal. Therefore, it is possible to compensate the variations in threshold voltage of the drive element by use of the voltage outputted from the selected pixel circuit.

**[0039]** According to the seventh aspect of the present invention, the variations in threshold voltage can be compensated in the drive element of the N-channel type when the voltage obtained by addition of the absolute value of the threshold voltage is applied to the control terminal. Therefore, it is possible to compensate the variations in threshold voltage of the drive element by use of the voltage outputted from the selected pixel circuit.

**[0040]** According to the eighth aspect of the present invention, the suitable constant voltage is applied to the control terminal of the drive element. Thus, it is possible to reduce a time which is required until the voltage which depends on the threshold voltage of the drive element is outputted to the data line. Accordingly, it is possible to suppress variations

in correction effect and to improve image quality even when the threshold value correction period is short.

**[0041]** According to the ninth aspect of the present invention, the display signal output circuit can apply, to the data line, the voltage obtained by adding "the difference between the data voltage and the constant voltage" to the voltage of the data line. Accordingly, when the constant voltage is determined appropriately, the voltage obtained by adding or subtracting the correction voltage (the voltage corresponding to the threshold voltage of the drive element) to or from the data voltage can be applied to the data line, based on the voltage outputted from the pixel circuit to the data line. Moreover, this addition or subtraction is performed outside the pixel circuit, leading to reduction in scale of the pixel circuit. Further, the analog buffer is provided between the correcting capacitance and the data line. Thus, it is possible to suppress attenuation due to coupling of the voltage held at the correcting capacitance and to realize high image quality.

**[0042]** According to the tenth aspect of the present invention, it is possible to realize a display panel with high definition in such a manner that the analog buffer having a large circuit scale is not arranged for each data line, but is arranged for the plurality of data lines.

## BRIEF DESCRIPTION OF THE DRAWINGS

### [0043]

Fig. 1 is a block diagram showing a configuration of display devices according to first to third embodiments of the present invention.

Fig. 2 is a circuit diagram showing a pixel circuit and a threshold value correction circuit each included in the display device according to the first embodiment of the present invention.

Fig. 3 is a timing chart showing a timing that data is written to the pixel circuit in the display device according to the first embodiment of the present invention.

Fig. 4 shows an example of a temporal change in gate-source voltage of a diode-connected TFT.

Fig. 5A is a circuit diagram showing a buffer having an offset cancel function.

Fig. 5B is a timing chart for the buffer shown in Fig. 5A.

Fig. 5C shows operations of the buffer shown in Fig. 5A.

Fig. 5D shows operations of the buffer shown in Fig. 5A.

Fig. 6A is a circuit diagram showing a pixel circuit included in a display device according to a first modified example of the first embodiment of the present invention.

Fig. 6B is a circuit diagram showing a pixel circuit included in a display device according to a second modified example of the first embodiment of the present invention.

Fig. 7 is a circuit diagram showing a pixel circuit and a threshold value correction circuit each included in the display device according to the second embodiment of the present invention.

Fig. 8 is a timing chart showing a timing that data is written to the pixel circuit in the display device according to the second embodiment of the present invention.

Fig. 9 is a circuit diagram showing a threshold value correction circuit included in the display device according to the third embodiment of the present invention.

Fig. 10 is a timing chart showing a timing that data is written to a pixel circuit in the display device according to the third embodiment of the present invention.

Fig. 11 is a circuit diagram showing a pixel circuit included in a conventional display device.

Fig. 12 is a timing chart showing a timing that data is written to the pixel circuit shown in Fig. 11.

Fig. 13 is a block diagram showing a configuration of the conventional display device.

## DESCRIPTION OF REFERENCE SYMBOLS

### [0044]

|                     |                                    |
|---------------------|------------------------------------|
| 1                   | Display device                     |
| 2                   | Display control circuit            |
| 3                   | Gate driver circuit                |
| 4                   | Source driver circuit              |
| 5                   | Shift register                     |
| 6                   | Register                           |
| 7                   | Latch                              |
| 8                   | D/A converter                      |
| 9, 20, 50, 60       | Threshold value correction circuit |
| Aij, 10, 17, 18, 40 | Pixel circuit                      |

|                    |                    |
|--------------------|--------------------|
| 11, 41             | Driving TFT        |
| 12 to 14, 42 to 44 | Switching TFT      |
| 15, 45             | Organic EL element |
| 16, 26, 46         | Capacitor          |
| 21 to 25, 61       | Switch             |
| 27                 | Analog buffer      |

## BEST MODE FOR CARRYING OUT THE INVENTION

**[0045]** With reference to Figs. 1 to 10, description will be given of display devices according to first to third embodiments of the present invention. The display device to be described below includes a pixel circuit including an electro-optical element and a plurality of switching elements. The switching elements included in the pixel circuit may be a low-temperature polysilicon TFT, a CG silicon TFT, an amorphous silicon TFT, and the like. A configuration and a fabrication process of such a TFT are well-known; therefore, description thereof will not be given here. Moreover, it is assumed herein that the electro-optical element included in the pixel circuit is an organic EL element. A configuration of such an organic EL element is also well-known; therefore, description thereof will not be given here. In the following, first, description will be given of a common overall configuration of the display devices according to the first to third embodiments. Thereafter, description will be given of a pixel circuit and a threshold value correction circuit in the display device according to each embodiment.

## (Overall Configuration of Display Device)

**[0046]** Fig. 1 is a block diagram showing the configuration of the display devices according to the first to third embodiments of the present invention. The display device 1 shown in Fig. 1 includes a plurality of pixel circuits  $A_{ij}$  ( $i$ : an integer in a range between 1 or more and  $n$  or less,  $j$ : an integer in a range between 1 or more and  $m$  or less), a display control circuit 2, a gate driver circuit 3 and a source driver circuit 4. The gate driver circuit 3 functions as a scanning signal output circuit, and the source driver circuit 4 functions as a display signal output circuit.

**[0047]** The display device 1 also includes a plurality of scanning lines  $G_i$  which are provided in parallel with one another, and a plurality of data lines  $S_j$  which are provided in parallel with one another so as to be orthogonal to the plurality of scanning lines  $G_i$ . The pixel circuits  $A_{ij}$  are arranged in a matrix form in correspondence with intersections of the scanning lines  $G_i$  and the data lines  $S_j$ . Moreover, a plurality of control lines  $W_i$  and a plurality of control lines  $R_i$  are arranged in parallel with the scanning lines  $G_i$  so as to be parallel with one another. The scanning lines  $G_i$  and the control lines  $W_i$  and  $R_i$  are connected to the gate driver circuit 3, and the data lines  $S_j$  are connected to the source driver circuit 4. In the arrangement region of the pixel circuits  $A_{ij}$ , further, a power supply wiring line  $V_p$  and a common cathode  $V_{com}$ , which are not shown in the figure, are arranged. Herein, cathode wiring lines  $CA_i$  may be arranged in place of the common cathode  $V_{com}$ .

**[0048]** The display control circuit 2 outputs a timing signal OE, a start pulse YI and a clock YCK to the gate driver circuit 3, and outputs a start pulse SP, a clock CLK, display data DA and a latch pulse LP to the source driver circuit 4. Moreover, the display control circuit 2 controls potentials at control lines SCAN1 to SCAN3 of the source driver circuit 4.

**[0049]** The gate driver circuit 3 includes a shift register circuit, a logic operation circuit and a buffer (each of which is not shown in the figure). The shift register circuit sequentially transfers the start pulse YI in synchronization with the clock YCK. The logic operation circuit performs a logic operation between a pulse outputted from each stage of the shift register circuit and the timing signal OE. An output from the logic operation circuit is given to each of the corresponding scanning line  $G_i$  and the corresponding control lines  $W_i$  and  $R_i$  via the buffer. Herein, " $m$ " pixel circuits  $A_{ij}$  are connected to one scanning line  $G_i$ . The " $m$ " pixel circuits  $A_{ij}$  are selected collectively by use of the scanning line  $G_i$ .

**[0050]** The source driver circuit 4 includes an " $m$ "-bit shift register 5, a register 6, a latch 7, " $m$ " D/A converters 8 and " $m$ " threshold value correction circuits 9. The source driver circuit 4 performs a line sequential scan wherein data is transmitted to the pixel circuits  $A_{ij}$  in one row at a single timing. More specifically, the shift register 5 has cascade-connected " $m$ " registers. The shift register 5 transfers the start pulse SP supplied to the register on a first stage in synchronization with the clock CLK, and outputs timing pulses DLP from the registers on the respective stages. The display data DA is supplied to the register 6 at an output timing of the timing pulse DLP. The register 6 stores the display data DA in accordance with the timing pulse DLP. When the register 6 stores the display data DA corresponding to one row, the display control circuit 2 outputs the latch pulse LP to the latch 7. The latch 7 receives the latch pulse LP and then holds the display data stored in the register 6.

**[0051]** The D/A converters 8 and the threshold value correction circuits 9 are provided in correspondence with the data lines  $S_j$ . The D/A converter 8 converts the display data held by the latch 7 to an analog signal voltage, and outputs the analog signal voltage to the corresponding threshold value correction circuit 9. The threshold value correction circuit 9 receives, via the data line  $S_j$ , a voltage outputted from the pixel circuit  $A_{ij}$  selected by the gate driver circuit 3 (i.e., a

voltage which depends on a threshold voltage of a driving TFT). Based on this voltage, the threshold value correction circuit 9 applies, to the data line Sj, a voltage obtained by adding or subtracting a correction voltage corresponding to the threshold voltage of the driving TFT to or from the output voltage of the D/A converter 8. Thus, variations in threshold voltage of the driving TFT included in the pixel circuit Aij can be compensated by action of the threshold value correction circuit 9 (details thereof will be described later).

**[0052]** In place of the line sequential scan, herein, the source driver circuit 4 may perform a dot sequential scan wherein data is sequentially transmitted to each pixel circuit. When the dot sequential scan is performed, a voltage of the data line Sj is held by a capacitance of the data line Sj during a period that a certain scanning line Gi is selected. A configuration of the source driver circuit that performs such a dot sequential scan is well-known; therefore, description thereof will not be given here.

(First Embodiment)

**[0053]** Fig. 2 is a circuit diagram showing the pixel circuit and the threshold value correction circuit each included in the display device according to the first embodiment of the present invention. The pixel circuit 10 and the threshold value correction circuit 20 in Fig. 2 correspond to the pixel circuit Aij and the threshold value correction circuit 9 in Fig. 1. As shown in Fig. 2, the pixel circuit 10 includes a driving TFT 11, switching TFTs 12 to 14, an organic EL element 15 and a capacitor 16. The driving TFT 11 is of an enhancement P-channel type, each of the switching TFTs 12 and 13 is of an N-channel type, and the switching TFT 14 is of a P-channel type.

**[0054]** The pixel circuit 10 is connected to the power supply wiring line Vp, the common cathode Vcom, the scanning line Gi, the control line Wi, the control line Ri and the data line Sj. Hereinafter, a potential at the power supply wiring line Vp is represented by VDD and a potential at the common cathode Vcom is represented by VSS (herein,  $VDD > VSS$ ). The common cathode Vcom serves as a common electrode of all the organic EL elements 15 in the display device.

**[0055]** In the pixel circuit 10, the driving TFT 11, the switching TFT 14 and the organic EL element 15 are provided in series between the power supply wiring line Vp and the common cathode Vcom sequentially from a side of the power supply wiring line Vp. The switching TFT 12 is provided between a gate terminal of the driving TFT 11 and the data line Sj. The switching TFT 13 is provided between the gate terminal and a drain terminal of the driving TFT 11, and the capacitor 16 is provided between the gate terminal of the driving TFT 11 and the power supply wiring line Vp. The switching TFT 12 has a gate terminal connected to the scanning line Gi, the switching TFT 13 has a gate terminal connected to the control line Wi and the switching TFT 14 has a gate terminal connected to the control line Ri. A potential at each of the scanning line Gi, the control line Wi and the control line Ri is controlled by the gate driver circuit 3, and a potential at the data line Sj is controlled by the source driver circuit 4. Hereinafter, a node to be connected to the gate terminal of the driving TFT 11 is represented by A.

**[0056]** The threshold value correction circuit 20 includes switches 21 to 25, a capacitor 26 and an analog buffer 27, and is connected to the data line Sj. Each of the switches 21 to 25 is an N-channel type transistor, and the analog buffer 27 is a voltage follower circuit (a unity gain amplifier).

**[0057]** A node to be connected to a first electrode (an electrode illustrated at a right side in Fig. 2) of the capacitor 26 is represented by B, and a node to be connected to a second electrode of the capacitor 26 is represented by C. The switch 21 is provided between the data line Sj and the node C, and the switch 22 is provided between the node B and the power supply wiring line Vp. The switch 23 has a first end connected to the node B. The analog buffer 27 and the switch 24 are provided in series between the node C and the data line Sj sequentially from a side of the node C. The switch 25 has a first end connected to the data line Sj.

**[0058]** The switch 23 has a second end to which the data voltage Vdata outputted from the D/A converter 8 is applied. The switch 25 has a second end to which an initial voltage Vreset (details thereof will be described later) is applied. The switches 21 and 22 have gate terminals connected to the control line SCAN2, respectively. The switches 23 and 24 have gate terminals connected to the control line SCAN1, respectively. The switch 25 has a gate terminal connected to the control line SCAN3.

**[0059]** Hereinafter, a threshold voltage of the driving TFT 11 is represented by Vth (negative value). As will be described later, the capacitor 26 functions as a correcting capacitance that holds a correction voltage Vx corresponding to the threshold voltage Vth of the driving TFT 11. Moreover, the switches 21 to 24 function as a switch circuit that switches between a state that the data line Sj is connected with the first electrode of the capacitor 26 and a constant voltage VDD is applied to the second electrode of the capacitor 26 and a state that the data line Sj is connected with the first electrode of the capacitor 26 through the analog buffer 27 and the data voltage Vdata is applied to the second electrode of the capacitor 26.

**[0060]** Fig. 3 is a timing chart showing a timing that data is written to the pixel circuit 10. With reference to Fig. 3, hereinafter, description will be given of operations to be performed at the time when the data voltage Vdata is written to the pixel circuit 10 connected to the scanning line Gi and the data line Sj. In Fig. 3, a period from a time t0 to a time t4 corresponds to a period for selecting the pixel circuit 10. Prior to a time t2, a process of detecting the threshold voltage



of the driving TFT 11 is performed. Subsequent to the time  $t_2$ , a process of writing the corrected data voltage is performed.

**[0061]** Prior to the time  $t_0$ , the potential at each of the scanning line  $G_i$ , the control line  $W_i$  and the control line  $R_i$  is controlled to a low level, each of the switching TFTs 12 and 13 is in a non-conduction state, and the switching TFT 14 is in a conduction state. Herein, the driving TFT 11 is in the conduction state, and an electric current flows from the power supply wiring line  $V_p$  into the organic EL element 15 via the driving TFT 11 and the switching TFT 14, so that the organic EL element 15 emits light.

**[0062]** At the time  $t_0$ , when the potential at each of the scanning line  $G_i$ , the control line  $R_i$ , the control line  $W_i$  and the control line SCAN3 is changed to a high level, each of the switching TFT 12, the switching TFT 13 and the switch 25 is changed to the conduction state while the switching TFT 14 is changed to the non-conduction state. Thus, the initial voltage  $V_{reset}$  is applied to the data line  $S_j$ , and a potential at each of the data line  $S_j$  and the node A becomes  $V_{reset}$ . Subsequent to the time  $t_0$ , the electric current passing through the driving TFT 11 is fed into the node A via the switching TFT 13.

**[0063]** At a time  $t_1$ , next, when the potential at the control line SCAN3 is changed to the low level, the switch 25 is changed to the non-conduction state. Also subsequent to the time  $t_1$ , the electric current passing through the driving TFT 11 is fed into the node A via the switching TFT 13, and a potential at the node A (a potential at the gate terminal of the driving TFT 11) rises during a period that the driving TFT 11 is in the conduction state. Herein, since the switching TFT 12 is in the conduction state, the potential at the data line  $S_j$  is equal to the potential at the node A.

**[0064]** During a period from the time  $t_0$  to the time  $t_2$ , the potential at the control line SCAN1 is controlled to the low level while the potential at the control line SCAN2 is controlled to the high level. Therefore, each of the switches 21 and 22 is changed to the conduction state while each of the switches 23 and 24 is changed to the non-conduction state. Moreover, the node B is connected to the power supply wiring line  $V_p$  and the node C is connected to the data line  $S_j$ . Accordingly, the potential at the node B is  $V_{DD}$ , and the potential at the node C is equal to the potential at the node A and the potential at the data line  $S_j$ .

**[0065]** At the time  $t_2$ , next, when the potential at each of the control line  $W_i$  and the control line SCAN2 is changed to the low level, each of the switching TFT 13, the switch 21 and the switch 22 is changed to the non-conduction state. At the time  $t_2$ , the potential at the node A is assumed to be  $(V_{DD} + V_x)$  (herein,  $V_x$  is a negative value, and  $V_x$  has an absolute value which is larger than an absolute value of  $V_{th}$ ). At the time  $t_2$ , the potential at the node C is also  $(V_{DD} + V_x)$ . Therefore, when each of the switches 21 and 22 is changed to the non-conduction state at the time  $t_2$ , the voltage  $V_x$  is held at the capacitor 26.

**[0066]** As described above, the potential at the node A rises during the period that the driving TFT 11 is in the conduction state. Accordingly, a satisfactory time allows the potential at the node A to rise until the gate-source voltage of the driving TFT 11 becomes the threshold voltage  $V_{th}$  (negative value) and, finally, reaches  $(V_{DD} + V_{th})$ . At the time  $t_2$ , the potential  $(V_{DD} + V_x)$  at the node A is lower than  $(V_{DD} + V_{th})$ . Moreover, the voltage  $V_x$  varies in accordance with the threshold voltage  $V_{th}$ . The absolute value of the voltage  $V_x$  becomes larger as the absolute value of the threshold voltage  $V_{th}$  is large.

**[0067]** At a time  $t_3$ , next, when the potential at the control line SCAN1 is changed to the high level, each of the switches 23 and 24 is changed to the conduction state. Subsequent to the time  $t_3$ , the data voltage  $V_{data}$  outputted from the D/A converter 8 is applied to the node B, and the node C is connected to the data line  $S_j$  through the analog buffer 27. When the potential at the node B is changed from  $V_{DD}$  to  $V_{data}$  during the period that the voltage  $V_x$  is held at the capacitor 26, the potential at the node C is also changed by the same amount  $(V_{data} - V_{DD})$  and becomes  $(V_{DD} + V_x) + (V_{data} - V_{DD}) = (V_{data} + V_x)$ .

**[0068]** Herein, the switch 24 is in the conduction state, and an input voltage and an output voltage are equal to each other in the analog buffer 27. Therefore, the potential at the data line  $S_j$  becomes  $(V_{data} + V_x)$  as in the case of the node C. Moreover, since the switching TFT 12 is also in the conduction state, the potential at the node A also becomes  $(V_{data} + V_x)$  as in the case of the data line  $S_j$ .

**[0069]** At the time  $t_4$ , next, when the potential at each of the scanning line  $G_i$ , the control line  $R_i$  and the control line SCAN1 is changed to the low level, each of the switching TFT 12, the switch 23 and the switch 24 is changed to the non-conduction state while the switching TFT 14 is changed to the conduction state. Herein, the gate-source voltage  $(V_{DD} - V_{data} - V_x)$  of the driving TFT 11 is held at the capacitor 16. Moreover, an ON potential (low level potential) to be given to the control line  $R_i$  is determined such that the switching TFT 14 is operated in a linear region.

**[0070]** Subsequent to the time  $t_4$ , the voltage held at the capacitor 16 is not changed; therefore, the potential at the node A is maintained at  $(V_{data} + V_x)$ . Subsequent to the time  $t_4$ , accordingly, an electric current flows from the power supply wiring line  $V_p$  into the organic EL element 15 via the driving TFT 11 and the switching TFT 14 until the potential at the control line  $R_i$  becomes the high level again, so that the organic EL element 15 emits light. Herein, an amount of the electric current, which flows through the driving TFT 11, increases/decreases in accordance with the potential  $(V_{data} + V_x)$  at the node A. As will be described later, however, this electric current amount is the same as long as the potential  $V_{data}$  is the same even when the threshold voltage  $V_{th}$  is different.

**[0071]** In a case where the driving TFT 11 is operated in a saturated region, a drain-source electric current  $I_{EL}$  is obtained from the following equation (1) if a channel length modulation effect is neglected.

$$I_{EL} = -1/2 \cdot W/L \cdot C_{ox} \cdot \mu (V_g - V_{DD} - V_{th})^2 \dots (1)$$

In the equation (1), W/L represents an aspect ratio of the driving TFT 11,  $C_{ox}$  represents a gate capacitance,  $\mu$  represents a mobility, and  $V_g$  represents a gate terminal potential (i.e., the potential at the node A).

**[0072]** Typically, the electric current  $I_{EL}$  expressed by the equation (1) varies in accordance with the threshold voltage  $V_{th}$ . In the display device according to this embodiment, the gate terminal potential  $V_g$  becomes  $(V_{data} + V_x)$ ; therefore, the electric current  $I_{EL}$  is changed as expressed by the following equation (2).

$$I_{EL} = -1/2 \cdot W/L \cdot C_{ox} \cdot \mu \{V_{data} - V_{DD} + (V_x - V_{th})\}^2 \dots (2)$$

In the equation (2), when the voltage  $V_x$  matches with the threshold voltage  $V_{th}$ , the electric current  $I_{EL}$  does not depend on the threshold voltage  $V_{th}$ . Moreover, even when the voltage  $V_x$  does not match with the threshold voltage  $V_{th}$ , the electric current  $I_{EL}$  does not depend on the threshold voltage  $V_{th}$  as long as a difference between the voltage  $V_x$  and the threshold voltage  $V_{th}$  is fixed.

**[0073]** In the display device according to this embodiment, the length of the threshold value correction period (the period from the time  $t_1$  to the time  $t_2$ ) and the level of the initial voltage  $V_{reset}$  are determined such that the difference between voltages  $V_x$  of two TFTs becomes almost equal to the difference between the threshold voltages  $V_{th}$  of the two TFTs. Thus, the voltage difference  $(V_x - V_{th})$  in the equation (2) is almost fixed. Accordingly, an electric current flows into the organic EL element 15 in an amount which depends on the data voltage  $V_{data}$  irrespective of a value of the threshold voltage  $V_{th}$ , so that the organic EL element 15 emits light at a luminance which depends on the data voltage  $V_{data}$ . In the display device according to this embodiment, the threshold value correction is performed by the threshold value correction circuit 20 provided outside the pixel circuit 10. There is no necessity that the threshold value correction circuit 20 includes a complicated logic circuit and a memory.

**[0074]** Herein, description will be given of the initial voltage  $V_{reset}$ . When the switching TFT 13 is changed to the conduction state at the time  $t_0$  shown in Fig. 3, the driving TFT 11 is changed to a diode-connected state. In a conventional organic EL display, a period from a timing that a driving TFT is changed to a diode-connected state to a timing that a gate-source voltage  $V_{gs}$  of the driving TFT satisfactorily approximates a threshold voltage  $V_{th}$  corresponds to a threshold value correction period. When the voltage  $V_{gs}$  satisfactorily approximates the threshold voltage  $V_{th}$ , a difference in threshold voltage between the two driving TFTs can be detected.

**[0075]** In a display device with high definition, however, a period for selecting a pixel circuit is short. Consequently, a voltage  $V_{gs}$  fails to satisfactorily approximate a threshold voltage  $V_{th}$  within the selection period in some instances. In the display device according to this embodiment, particularly, the parasitic capacitance of the capacitor 26 and the parasitic capacitance of the data line  $S_j$  must be charged electrically in order to detect the threshold voltage  $V_{th}$  of the driving TFT 11. Therefore, some contrivance must be made in order to perform the process of detecting the threshold voltage and the process of writing the corrected data voltage within the selection period.

**[0076]** In the display device according to this embodiment, therefore, the constant initial voltage  $V_{reset}$  is applied to the data line  $S_j$  by action of the switch 25 in order to detect variations in threshold voltage  $V_{th}$  prior to start of the process of writing the corrected data voltage. Thus, it is possible to reduce a time which is required until the voltage  $(V_{DD} + V_x)$  which depends on the threshold voltage  $V_{th}$  of the driving TFT 11 is outputted to the data line  $S_j$ . Accordingly, it is possible to suppress variations in correction effect and to improve image quality even when the threshold value correction period is short.

**[0077]** The initial voltage  $V_{reset}$  is determined based on the length of the threshold value correction period, the accuracy to be required for the threshold value correction, and the like. In a case where the switching TFT 13 is in the conduction state and the driving TFT 11 is in the diode-connected state, the following equation (3) is established with regard to an electric current balance in the driving TFT 11.

$$k(V_{gs}(t) - V_{th})^2 = -C \frac{dV_{gs}(t)}{dt} \dots (3)$$

In the equation (3),  $k$  represents a constant, and  $C$  represents a sum of a holding capacitance and a signal line capacitance.

**[0078]** The following equation (4) is obtained by solving this differential equation.

$$V_{gs}(t) = \frac{1}{\frac{k}{C}t + \frac{1}{V_{gs0} - V_{th}}} + V_{th} \quad \dots (4)$$

In the equation (4),  $V_{gs0}$  represents an initial value of the voltage  $V_{gs}$ .

**[0079]** Herein, attention is given to two TFTs which are different in threshold voltage from each other by  $\Delta V_{th}$ . If a difference in voltage  $V_{gs}$  between the two TFTs approximates  $\Delta V_{th}$  after a lapse of a predetermined time, the threshold voltage of each TFT can be detected. This difference in voltage  $V_{gs}$  is obtained from the following equation (5).

$$\Delta V_{gs}(t) = \Delta V_{th} + \frac{1}{\frac{k}{C}t + \frac{1}{V_{gs0} - V_{th} - \Delta V_{th}}} - \frac{1}{\frac{k}{C}t + \frac{1}{V_{gs0} - V_{th}}} \quad \dots (5)$$

Accordingly, it is preferable that the initial value  $V_{gs0}$  of the voltage  $V_{gs}$  is determined such that  $\Delta V_{gs}(t)$  in the equation (5) satisfactorily approximates  $\Delta V_{th}$  within a permissible time, and the initial voltage  $V_{reset}$  is obtained in accordance with the initial value  $V_{gs0}$ .

**[0080]** Fig. 4 shows an example of a temporal change in gate-source voltage  $V_{gs}$  of the diode-connected driving TFT. Fig. 4 shows a result obtained when two different initial voltages  $V_{gs0}$  ( $V_{gs0} = -5$  V,  $V_{gs0} = -1.5$  V) are applied to two TFTs ( $V_{th} = -0.8$  V,  $V_{th} = -1.0$  V) which are different in threshold voltage from each other.

**[0081]** The initial voltage  $V_{gs0}$  is applied to each of the two TFTs, and the voltages  $V_{gs}$  of the respective TFTs are compared with each other after a lapse of 30  $\mu$ s. In the case of  $V_{gs0} = -5$  V, the two voltages are different from final values (-0.8 V and -1.0 V) thereof, respectively, after the lapse of 30  $\mu$ s. However, a difference between the two voltages is almost equal to a final value (0.2 V) thereof at this time. In the case of  $V_{gs0} = -1.5$  V, on the other hand, the two voltages approximate the respective final values after the lapse of 30  $\mu$ s. However, the difference between the two voltages is different from the final value thereof at this time.

**[0082]** As described above, as an absolute value of the initial voltage  $V_{gs0}$  is large, the difference between the two voltages  $V_{gs}$  is increased more promptly; therefore, the threshold value correction period can be made short. In order to perform the threshold value correction with high accuracy, accordingly, it is preferable that the absolute value of the initial voltage  $V_{gs0}$  is made large. On the other hand, when the absolute value of the initial voltage  $V_{gs0}$  is made large, power consumption is increased due to electric charge/discharge in the data line  $S_j$  and the capacitor 26. Accordingly, it is preferable that the initial voltage  $V_{reset}$  is determined in consideration of a degree and a specification of variations in threshold voltage due to a process.

**[0083]** Next, description will be given of the analog buffer 27. In a case where the capacitance of the data line  $S_j$  is smaller than the capacitance of the capacitor 26 to an ignorable level, there is no necessity that the threshold value correction circuit 20 includes the analog buffer 27. In a display panel having a size of not less than several inches, on the other hand, a capacitance of a data line  $S_j$  is not less than several pF in many instances. In such a case, therefore, the analog buffer 27 must be provided. Herein, use of a voltage follower circuit (a unity gain amplifier) as the analog buffer 27 allows enhancement of a driving capability while suppressing an increase of a circuit scale as much as possible.

**[0084]** Moreover, in a case where a typical differential amplifier is used as the analog buffer 27, a transistor that forms a differential pair varies in characteristic, so that the analog buffer 27 varies in characteristic. If there occur such variations, stripe-shaped ghosts appear in a display screen, resulting in degradation of display quality. In order to prevent such a disadvantage, it is preferable that the analog buffer 27 is not formed on the display panel, but is incorporated in a peripheral IC provided outside the display panel. Typically, the circuit incorporated in the peripheral IC is formed with a transistor made of polycrystalline silicon. Accordingly, when the analog buffer 27 is incorporated in the peripheral IC, the variations in characteristic can be made considerably small.

**[0085]** In order to prevent the disadvantage described above, moreover, a buffer having an offset cancel function (see Figs. 5A to 5D) may be used as the analog buffer 27. In the buffer shown in Fig. 5A, a differential amplifier 31 has a positive-side input terminal connected to an input terminal of the buffer, a negative-side input terminal connected to a first electrode of a capacitor 32, and an output terminal connected to an output terminal of the buffer. A switch 33 is provided between a second electrode of the capacitor 32 and an input terminal of the buffer. A switch 34 is provided between the negative-side input terminal and the output terminal of the differential amplifier 31. A switch 35 is provided between the second electrode of the capacitor 32 and the output terminal of the differential amplifier 31. Each of the

switches 33 and 34 is controlled by a control signal SC\_A while the switch 35 is controlled by a control signal SC\_B.

**[0086]** Each of the control signals SC\_A and SC\_B exclusively becomes a level at which the switch is changed to a conduction state (corresponding to a high level herein), as shown in Fig. 5B. During a period that the control signal SC\_A is at the high level (see Fig. 5C), each of the switches 33 and 34 becomes the conduction state while the switch 35 becomes a non-conduction state. Herein, an offset voltage Voff of the differential amplifier 31 appears between the positive-side input terminal and the negative-side input terminal of the differential amplifier 31. The offset voltage Voff is held by the capacitor 32.

**[0087]** During a period that the control signal SC\_B is at the high level (see Fig. 5D), each of the switches 33 and 34 becomes the non-conduction state while the switch 35 becomes the conduction state. As a result, a negative-side input voltage of the differential amplifier 31 varies by the offset voltage Voff, and an output voltage of the differential amplifier 31 (i.e., an output voltage of the buffer) also varies by the same amount and becomes equal to an input voltage Vin. As described above, use of the buffer shown in Fig. 5A allows cancellation of the offset voltage of the differential amplifier 31. Herein, the buffer having the offset cancel function may be incorporated in the peripheral IC provided outside the display panel.

**[0088]** Hereinafter, description will be given of advantageous effects of the display device according to this embodiment. In the display device according to this embodiment, the voltage ( $VDD + V_x$ ) which depends on the threshold voltage Vth of the driving TFT 11 can be read from the pixel circuit 10 selected by the gate driver circuit 3 and the voltage ( $V_{data} + V_x$ ), which is obtained by adding the correction voltage Vx (the voltage corresponding to the threshold voltage Vth) to the data voltage Vdata, can be applied to the gate terminal of the driving TFT 11. In a driving TFT of a P-channel type, typically, when a voltage, which is obtained by subtraction of an absolute value of a threshold voltage, is applied to a gate terminal, variations in threshold voltage can be compensated. Accordingly, the display device according to this embodiment detects the threshold voltage of the driving TFT 11 to compensate the variations in threshold voltage, and allows the organic EL element 15 to emit light at a desired luminance.

**[0089]** Moreover, the threshold value correction circuit 20 is provided outside the pixel circuit and the threshold voltage is detected by use of the data line Sj, leading to reduction in scale and area of the pixel circuit 10. Further, the threshold voltage is detected as a voltage signal, so that a current-voltage conversion element becomes unnecessary unlike a case where an electric current signal is fed back. Therefore, variations in correction effect can be suppressed. In addition, the correction voltage Vx corresponding to the threshold voltage is added as it is to the data voltage Vdata, so that the threshold value correction can be performed with high accuracy. Moreover, a desired voltage is applied to the gate terminal of the driving TFT 11 through no coupling capacitance. Therefore, an amplitude of the data voltage Vdata can be utilized effectively, leading to reduction in power consumption. Further, no capacitance is provided between the data line Sj and the driving TFT 11, so that the driving TFT 11 can be inspected with ease. Upon inspection of the driving TFT 11, preferably, an electric current flows from the power supply wiring line Vp into the data line Sj via the drain terminal and the gate terminal of the driving TFT 11.

**[0090]** The display device according to this embodiment may include a pixel circuit shown in Fig. 6A or 6B in place of the pixel circuit 10. The pixel circuit 17 shown in Fig. 6A is different from the pixel circuit 10 in a point that a switching TFT 14 is connected to a scanning line Gi such that the scanning line Gi and a control line Ri are shared. In the pixel circuit 17, each of switching TFTs 12 and 14 becomes a conduction state exclusively. On the other hand, the pixel circuit 18 shown in Fig. 6B is different from the pixel circuit 10 in a point that a switching TFT 13 is connected to a control line Ri such that the control line Ri and a control line Wi are shared. In the pixel circuit 18, each of switching TFTs 13 and 14 becomes a conduction state exclusively.

**[0091]** Each of the display devices according to these modified examples operates as in the display device including the pixel circuit 10 and has advantageous effects similar to those of the display device including the pixel circuit 10. In addition, the switching TFTs 12 to 14 share a wiring line to be connected to control terminals thereof, so that the number of wiring lines is reduced from three to two. Further, an aperture ratio of a pixel is made higher. Thus, a screen can be made brighter.

(Second Embodiment)

**[0092]** Fig. 7 is a circuit diagram showing a pixel circuit and a threshold value correction circuit each included in the display device according to the second embodiment of the present invention. The pixel circuit 40 and the threshold value correction circuit 50 in Fig. 7 correspond to the pixel circuit Aij and the threshold value correction circuit 9 in Fig. 1. As shown in Fig. 7, the pixel circuit 40 includes a driving TFT 41, switching TFTs 42 to 44, an organic EL element 45 and a capacitor 46. The driving TFT 41 is of an enhancement N-channel type, and each of the switching TFTs 42 to 44 is of an N-channel type.

**[0093]** In the pixel circuit 40, the organic EL element 45, the switching TFT 44 and the driving TFT 41 are provided in series between a power supply wiring line Vp and a common cathode Vcom sequentially from a side of the power supply wiring line Vp. The switching TFT 42 is provided between a gate terminal of the driving TFT 41 and a data line Sj. The

switching TFT 43 is provided between the gate terminal and a drain terminal of the driving TFT 41, and the capacitor 46 is provided between the gate terminal of the driving TFT 41 and the common cathode Vcom. The switching TFT 42 has a gate terminal connected to a scanning line Gi, the switching TFT 43 has a gate terminal connected to a control line Wi and the switching TFT 44 has a gate terminal connected to a control line Ri.

**[0094]** The threshold value correction circuit 50 has a structure which is equal to that of the threshold value correction circuit 20 according to the first embodiment. In the threshold value correction circuit 50, however, a switch 22 is provided between a node B and the common cathode Vcom. The threshold value correction circuit 50 is equal to the threshold value correction circuit 20 except the point described above.

**[0095]** Fig. 8 is a timing chart showing a timing that data is written to the pixel circuit 40. The display device according to this embodiment operates as in the display device according to the first embodiment, and has advantageous effects similar to those of the display device according to the first embodiment. In a driving TFT of an N-channel type, typically, when a voltage obtained by addition of an absolute value of a threshold voltage is applied to a gate terminal, variations in threshold voltage can be compensated. As in the first embodiment, this embodiment can adopt the modified example that the switching TFTs 42 to 44 share a wiring line to be connected to control terminals thereof.

**[0096]** As described above, the pixel circuit 40, in which each of the driving TFT 41 and the switching TFT 42, 43 and 44 is of an N-channel type, can be applied to a display panel using amorphous silicon.

(Third Embodiment)

**[0097]** In each of the display devices according to the first and second embodiments, the analog buffer 27 is provided for each data line Sj. In a 2-inch QVGA full-color panel (including RGB sub pixels), however, a pitch between the sub pixels is about 42  $\mu\text{m}$ . The capacitor 26 that holds the correction voltage Vx which depends on the threshold voltage of the driving TFT can be arranged at this pitch, but the high-performance analog buffer 27 can not be arranged at this pitch in some instances. In the third embodiment, therefore, description will be given of the display device in which the number of analog buffers 27 is reduced.

**[0098]** Fig. 9 is a circuit diagram showing a threshold value correction circuit included in the display device according to the third embodiment of the present invention. The threshold value correction circuits 60r, 60g and 60b in Fig. 9 correspond to the threshold value correction circuit 9 in Fig. 1. Moreover, data lines Sj\_R, Sj\_G and Sj\_B in Fig. 9 correspond to the data line Sj in Fig. 1.

**[0099]** As shown in Fig. 9, an analog buffer 27 is provided in correspondence with the three data lines Sj\_R, Sj\_G and Sj\_B. The threshold value correction circuit 60r is different from the threshold value correction circuit 20 (Fig. 2) according to the first embodiment in a point that a function of sharing the analog buffer 27 is added thereto. In the threshold value correction circuit 60r, specifically, a switch 61 is provided between a first electrode of a capacitor 26 (an electrode shown at an upper side of Fig. 9) and an input terminal of the analog buffer 27. Moreover, switches 23, 24 and 61 have gate terminals connected to a control line SCAN1\_R. Each of the threshold value correction circuits 60g and 60b is similar in configuration to the threshold value correction circuit 60r.

**[0100]** Fig. 10 is a timing chart showing a timing that data is written to a pixel circuit in the display device according to this embodiment. With reference to Fig. 10, hereinafter, description will be given of operations performed when data is written to each of three pixel circuits connected to a scanning line Gi and the data lines Sj\_R, Sj\_G and Sj\_B. In Fig. 10, a period from a time t0 to a time t4 corresponds to a period for selecting the three pixel circuits. Prior to a time t2, a process of detecting threshold voltages of driving TFTs of the three pixel circuits in parallel is performed. Subsequent to the time t2, a process of writing corrected data voltages to the three pixel circuits in succession is performed. Herein, the display device includes the pixel circuit 18 shown in Fig. 6B; however, a type of the pixel circuit may be arbitrary.

**[0101]** Prior to the time t0, a potential at each of the scanning line Gi and a control line Ri is controlled to a low level. At the time t0, when the potential at each of the scanning line Gi, the control line Ri and a control line SCAN3 is changed to a high level, a potential at each of the data lines Sj\_R, Sj\_G and Sj\_B as well as a potential at each of the gate terminals of the driving TFTs of the three pixel circuits become Vreset.

**[0102]** At a time t1, next, when the potential at the control line SCAN3 is changed to the low level, the potential at each of the data lines Sj\_R, Sj\_G and Sj\_B rises. During a period from the time t0 to the time t2, the potential at each of the control lines SCAN1\_R, SCAN1\_G and SCAN1\_B is controlled to the low level while a potential at a control line SCAN2 is controlled to the high level.

**[0103]** At the time t2, the potentials at the gate terminals of the driving TFTs of the three pixel circuits are assumed to be (VDD+Vx\_r), (VDD+Vx\_g) and (VDD+Vx\_b), respectively (Vx\_r, Vx\_g, Vx\_b: negative values). At the time t2, when the potential at each of the control line Ri and the control line SCAN2 is changed to the low level, the voltages Vx\_r, Vx\_g and Vx\_b are held at the capacitors 26 of the threshold value correction circuit 60r, 60g and 60b, respectively.

**[0104]** During a period from the time t3 to the time t4, next, the potential at each of the control lines SCAN1\_R, SCAN1\_G and SCAN1\_B becomes the high level by a predetermined time and, in synchronization with this, a data voltage Vdata outputted from a D/A converter 8 is changed to Vd\_r, Vd\_g and Vd\_b. With this configuration, first, the

potential at the gate terminal of the driving TFT of the pixel circuit connected to the data line Sj\_R becomes  $(V_{d\_r} + V_{x\_r})$ . Next, the potential at the gate terminal of the driving TFT of the pixel circuit connected to the data line Sj\_G becomes  $(V_{d\_g} + V_{x\_g})$ . Finally, the potential at the gate terminal of the driving TFT of the pixel circuit connected to the data line Sj\_B becomes  $(V_{d\_b} + V_{x\_b})$ .

**[0105]** At the time t4, next, when the potential at the scanning line Gi is changed to the low level, the voltages  $(V_{DD} - V_{d\_r} - V_{x\_r})$ ,  $(V_{DD} - V_{d\_g} - V_{x\_g})$  and  $(V_{DD} - V_{d\_b} - V_{x\_b})$  are held at the capacitors of the three pixel circuits, respectively.

**[0106]** Subsequent to the time t4, the potentials at the gate terminals of the driving TFTs of the three pixel circuits are maintained at  $(V_{d\_r} + V_{x\_r})$ ,  $(V_{d\_g} + V_{x\_g})$  and  $(V_{d\_b} + V_{x\_b})$ , respectively. Herein, amounts of electric currents flowing through the respective driving TFTs increase/decrease in accordance with these potentials. The electric current amount is the same as long as the data voltage is the same even when the threshold voltage is different. Accordingly, an electric current flows into an organic EL element of each pixel circuit in an amount which depends on the data voltage Vdata irrespective of a value of the threshold voltage, so that the organic EL element emits light at a luminance which depends on the data voltage Vdata.

**[0107]** In the foregoing description, the analog buffer is provided in correspondence with the three data lines Sj\_R, Sj\_G and Sj\_B. Alternatively, the analog buffer may be provided in correspondence with "p" (p: an arbitrary integer of two or more) data lines.

**[0108]** As described above, the display device according to this embodiment realizes a display panel with high definition in such a manner that the analog buffer having a large circuit scale is not arranged for each data line, but is arranged for the plurality of data lines.

**[0109]** In the foregoing embodiments, the pixel circuit includes the organic EL element as an electro-optical element. Alternatively, the pixel circuit may include an electro-optical element of an electric current driving type other than the organic EL element (e.g., a semiconductor LED, a light emitting part of an FED). Moreover, the pixel circuit includes, as a drive element of the electro-optical element, the TFT which is a MOS transistor (including a silicon gate MOS structure) formed on an insulating substrate such as a glass substrate. Alternatively, the pixel circuit may include an arbitrary voltage controlling element having a threshold voltage (i.e., an element that changes an output current in accordance with a control voltage applied to a control terminal thereof and interrupts the output current when the control voltage becomes not less than or not more than a predetermined value). Accordingly, the pixel circuit may include, as a drive element, a typical insulating gate-type field effect transistor including a MOS transistor formed on a semiconductor substrate.

**[0110]** In the first embodiment, the switching TFT 12 is changed to the conduction state and, almost simultaneously, the switching TFT 13 is changed to the conduction state while the switching TFT 14 is changed to the non-conduction state. Alternatively, before the switching TFT 12 is changed to the conduction state, the switching TFT 13 may be changed to the conduction state while the switching TFT 14 may be changed to the non-conduction state. The same thing holds true for the second and third embodiments.

**[0111]** The present invention is not limited to the foregoing embodiments and may be modified variously. Moreover, an embodiment obtained by appropriately combining the technical means disclosed in the different embodiments with one another is also involved in the technical scope of the present invention.

## INDUSTRIAL APPLICABILITY

**[0112]** The display device according to the present invention has an advantageous effect of efficiently utilizing an amplitude of a data voltage and performing threshold value correction with high accuracy, without increasing a scale of a pixel circuit. Therefore, the display device according to the present invention can be used as a display device for various electronic appliances.

Support for the claims and further embodiments are defined in the following itemized list:

### 1. A display device of an electric current driving type, comprising:

- a plurality of pixel circuits arranged in correspondence with intersections of a plurality of scanning lines and a plurality of data lines, each pixel circuit including an electro-optical element and a drive element having a control terminal connected to the data line through a switching element;
- a scanning signal output circuit selecting a write-target pixel circuit through use of the scanning line, and exercising control such that the selected pixel circuit outputs, to the data line, a voltage which depends on a threshold voltage of the drive element; and
- a display signal output circuit applying, to the data line, a voltage obtained by adding or subtracting a correction voltage corresponding to the threshold voltage to or from a data voltage corresponding to display data, based on the voltage outputted to the data line.

2. The display device according to item 1, wherein  
the electro-optical element and the drive element are provided in series between two power supply wiring lines in  
the pixel circuit, and  
the pixel circuit further includes  
5 a first switching element connected to a control terminal of the drive element and the data line,  
a second switching element provided between the control terminal and one conductive terminal of the drive element,  
a third switching element provided together with the electro-optical element and the drive element in series between  
the power supply wiring lines, and  
a capacitance having one end connected to the control terminal of the drive element.

3. The display device according to item 2, wherein  
the scanning signal output circuit controls the write-target pixel circuit such that the first and second switching  
elements are set at a conduction state, the third switching element is set at a non-conduction state, next, the second  
switching element is changed to the non-conduction state, then, the first switching element is changed to the non-  
15 conduction state and the third switching element is changed to the conduction state, and  
the display signal output circuit applies, to the data line, the voltage obtained by adding or subtracting the correction  
voltage to or from the data voltage after the second switching element is changed to the non-conduction state, based  
on a voltage of the data line in the case where the second switching element is in the conduction state.

4. The display device according to item 2, wherein  
each of the drive element and the first to third switching elements is a thin film transistor,  
one of the first and third switching elements is of a P-channel type and the other switching element is of an N-channel  
type, and  
the first and third switching elements have control terminals connected to a common wiring line.

5. The display device according to item 2, wherein  
each of the drive element and the first to third switching elements is a thin film transistor,  
one of the second and third switching elements is of a P-channel type and the other switching element is of an N-  
channel type, and  
30 the second and third switching elements have control terminals connected to a common wiring line.

6. The display device according to item 2, wherein  
the drive element is an enhancement P-channel type transistor, and  
the pixel circuit selected by the scanning signal output circuit outputs, to the data line, a voltage obtained by subtracting  
35 an absolute value of the voltage which depends on the threshold voltage of the drive element from a higher one of  
voltages of the power supply wiring lines.

7. The display device according to item 2, wherein  
the drive element is an enhancement N-channel type transistor, and  
40 the pixel circuit selected by the scanning signal output circuit outputs, to the data line, a voltage obtained by adding  
an absolute value of the voltage which depends on the threshold voltage of the drive element to a lower one of  
voltages of the power supply wiring lines.

8. The display device according to item 2, wherein  
45 the display signal output circuit applies a predetermined constant voltage to the data line at a part of a conduction  
period of the first switching element.

9. The display device according to item 1, wherein  
the display signal output circuit includes a plurality of analog buffers, and a plurality of correcting capacitances and  
50 a plurality of switch circuits provided for each data line, and  
the switch circuit switches between a state that one electrode of the correcting capacitance is connected to the data  
line and the other electrode thereof is applied with a predetermined constant voltage and a state that one electrode  
of the correcting capacitance is connected to the data line through the analog buffer and the other electrode thereof  
is applied with the data voltage.

10. The display device according to item 9, wherein  
the analog buffer is provided for the plurality of data lines.

11. A method for driving a display device including a plurality of pixel circuits arranged in correspondence with intersections of a plurality of scanning lines and a plurality of data lines, each pixel circuit including an electro-optical element and a drive element having a control terminal connected to the data line through a switching element, the method comprising the steps of:

selecting a write-target pixel circuit through use of the scanning line, and exercising control such that the selected pixel circuit outputs, to the data line, a voltage which depends on a threshold voltage of the drive element; and applying, to the data line, a voltage obtained by adding or subtracting a correction voltage corresponding to the threshold voltage to or from a data voltage corresponding to display data, based on the voltage outputted to the data line.

## Claims

1. A display device of an electric current driving type, comprising:

a plurality of pixel circuits arranged in correspondence with intersections of a plurality of scanning lines and a plurality of data lines, each pixel circuit including an electro-optical element and a drive element having a control terminal connected to the data line through a switching element;

a scanning signal output circuit selecting a write-target pixel circuit through use of the scanning line, and exercising control such that an applied voltage to the drive element approximates a threshold voltage of the drive element in a threshold value correction period and the selected pixel circuit outputs, to the data line, the applied voltage at the end of the threshold correction period; and

a display signal output circuit applying, to the data line, a voltage obtained by adding or subtracting a correction voltage corresponding to the threshold voltage to or from a data voltage corresponding to display data, based on the voltage outputted to the data line,

**characterized in that**

the threshold value correction period ends before the applied voltage reaches the threshold voltage.

2. The display device according to claim 1, wherein

the electro-optical element and the drive element are provided in series between two power supply wiring lines in the pixel circuit, and the pixel circuit further includes

a first switching element connected to a control terminal of the drive element and the data line,

a second switching element provided between the control terminal and one conductive terminal of the drive element,

a third switching element provided together with the electro-optical element and the drive element in series between the power supply wiring lines, and

a capacitance having one end connected to the control terminal of the drive element.

3. The display device according to claim 2, wherein

the scanning signal output circuit controls the write-target pixel circuit such that the first and second switching elements are set at a conduction state, the third switching element is set at a non-conduction state in the threshold value correction period, next, the second switching element is changed to the non-conduction state, then, the first switching element is changed to the non-conduction state and the third switching element is changed to the conduction state, and

the display signal output circuit applies, to the data line, the voltage obtained by adding or subtracting the correction voltage to or from the data voltage after the second switching element is changed to the non-conduction state, based on a voltage of the data line in the case where the second switching element is in the conduction state.

4. The display device according to claim 2, wherein

each of the drive element and the first to third switching elements is a thin film transistor,

one of the first and third switching elements is of a P-channel type and the other switching element is of an N-channel type, and

the first and third switching elements have control terminals connected to a common wiring line.

5. The display device according to claim 2, wherein


each of the drive element and the first to third switching elements is a thin film transistor,

one of the second and third switching elements is of a P-channel type and the other switching element is of an N-channel type, and



the second and third switching elements have control terminals connected to a common wiring line.

6. The display device according to claim 2, wherein  
the drive element is an enhancement P-channel type transistor, and  
the pixel circuit selected by the scanning signal output circuit outputs, to the data line, a voltage obtained by subtracting  
an absolute value of the applied voltage at the end of the threshold value correction period from a higher one of  
voltages of the power supply wiring lines.
7. The display device according to claim 2, wherein  
the drive element is an enhancement N-channel type transistor, and  
the pixel circuit selected by the scanning signal output circuit outputs, to the data line, a voltage obtained by adding  
an absolute value of the applied voltage at the end of the threshold value correction period to a lower one of voltages  
of the power supply wiring lines.
8. The display device according to claim 2, wherein  
the display signal output circuit applies a predetermined constant voltage to the data line at a part of a conduction  
period of the first switching element.
9. The display device according to claim 1, wherein  
the display signal output circuit includes a plurality of analog buffers, and a plurality of correcting capacitances and  
a plurality of switch circuits provided for each data line, and  
the switch circuit switches between a state that one electrode of the correcting capacitance is connected to the data  
line and the other electrode thereof is applied with a predetermined constant voltage and a state that one electrode  
of the correcting capacitance is connected to the data line through the analog buffer and the other electrode thereof  
is applied with the data voltage.
10. The display device according to claim 9, wherein  
the analog buffer is provided for the plurality of data lines.
11. A method for driving a display device including a plurality of pixel circuits arranged in correspondence with intersec-  
tions of a plurality of scanning lines and a plurality of data lines, each pixel circuit including an electro-optical element  
and a drive element having a control terminal connected to the data line through a switching element, the method  
comprising the steps of:  
selecting a write-target pixel circuit through use of the scanning line, and exercising control such that an applied  
voltage to the drive element approximates a threshold voltage of the drive element in a threshold value correction  
period and the selected pixel circuit outputs, to the data line, the applied voltage at the end of the threshold  
value correction period; and  
applying, to the data line, a voltage obtained by adding or subtracting a correction voltage corresponding to the  
threshold voltage to or from a data voltage corresponding to display data, based on the voltage outputted to  
the data line,  
**characterized in that**  
the threshold value correction period ends before the applied voltage reaches the threshold voltage.



*Fig. 2*




Fig. 3




Fig. 4




Fig. 5A




Fig. 5B




Fig. 5C




Fig. 5D




Fig. 6A




Fig. 6B




Fig. 7






Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12





Fig. 13





## EUROPEAN SEARCH REPORT

Application Number  
EP 11 00 3018

| DOCUMENTS CONSIDERED TO BE RELEVANT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                         |                                                  |                                         |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|--------------------------------------------------|-----------------------------------------|
| Category                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Citation of document with indication, where appropriate, of relevant passages                           | Relevant to claim                                | CLASSIFICATION OF THE APPLICATION (IPC) |
| A                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | US 2006/221015 A1 (SHIRASAKI TOMOYUKI [JP] ET AL) 5 October 2006 (2006-10-05)<br>* the whole document * | 1-11                                             | INV.<br>G09G3/32                        |
| A                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | JP 2005 352411 A (SHARP KK)<br>22 December 2005 (2005-12-22)<br>* the whole document *                  | 1-11                                             |                                         |
| A                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | US 2004/108518 A1 (JO HIROAKI [JP])<br>10 June 2004 (2004-06-10)<br>* the whole document *              | 1-11                                             |                                         |
| A                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | JP 2004 004675 A (SEIKO EPSON CORP)<br>8 January 2004 (2004-01-08)<br>* the whole document *            | 1-11                                             |                                         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                         |                                                  | TECHNICAL FIELDS SEARCHED (IPC)         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                         |                                                  | G09G                                    |
| The present search report has been drawn up for all claims                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                         |                                                  |                                         |
| Place of search<br>Munich                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                         | Date of completion of the search<br>12 July 2011 | Examiner<br>Kunze, Holger               |
| <p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone<br/>Y : particularly relevant if combined with another document of the same category<br/>A : technological background<br/>O : non-written disclosure<br/>P : intermediate document</p> <p>T : theory or principle underlying the invention<br/>E : earlier patent document, but published on, or after the filing date<br/>D : document cited in the application<br/>L : document cited for other reasons<br/>.....<br/>&amp; : member of the same patent family, corresponding document</p> |                                                                                                         |                                                  |                                         |

 1  
EPO FORM 1503 03.82 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 11 00 3018

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

12-07-2011

| Patent document<br>cited in search report | Publication<br>date | Patent family<br>member(s)        | Publication<br>date      |
|-------------------------------------------|---------------------|-----------------------------------|--------------------------|
| US 2006221015 A1                          | 05-10-2006          | EP 1864276 A1<br>WO 2006104259 A1 | 12-12-2007<br>05-10-2006 |
| JP 2005352411 A                           | 22-12-2005          | NONE                              |                          |
| US 2004108518 A1                          | 10-06-2004          | NONE                              |                          |
| JP 2004004675 A                           | 08-01-2004          | NONE                              |                          |

**REFERENCES CITED IN THE DESCRIPTION**

*This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.*

**Patent documents cited in the description**

- JP 10048403 A [0014]
- JP 2002278513 A [0014]
- JP 2004133240 A [0014]



|                |                                                                               |         |            |
|----------------|-------------------------------------------------------------------------------|---------|------------|
| 专利名称(译)        | 显示装置及其驱动方法                                                                    |         |            |
| 公开(公告)号        | <a href="#">EP2369571A1</a>                                                   | 公开(公告)日 | 2011-09-28 |
| 申请号            | EP2011003018                                                                  | 申请日     | 2007-10-01 |
| [标]申请(专利权)人(译) | 夏普株式会社                                                                        |         |            |
| 申请(专利权)人(译)    | 夏普株式会社                                                                        |         |            |
| 当前申请(专利权)人(译)  | 夏普株式会社                                                                        |         |            |
| [标]发明人         | KISHI NORITAKA                                                                |         |            |
| 发明人            | KISHI, NORITAKA                                                               |         |            |
| IPC分类号         | G09G3/32                                                                      |         |            |
| CPC分类号         | G09G3/3291 G09G3/3233 G09G2300/0819 G09G2300/0852 G09G2320/0233 G09G2320/0295 |         |            |
| 优先权            | 2007058021 2007-03-08 JP                                                      |         |            |
| 其他公开文献         | EP2369571B1                                                                   |         |            |
| 外部链接           | <a href="#">Espacenet</a>                                                     |         |            |

#### 摘要(译)

在像素电路10中，TFT12和13导通，同时TFT14截止，并且取决于驱动TFT11的阈值电压 $V_{th}$ 的电压（ $VDD + V_x$ ）被读取到数据线 $S_j$ 上。此外，源极驱动器电路中的开关21和22导通，并且电压 $V_x$ 保持在电容器26。接下来，TFT 13截止，开关21至24的状态被切换，并且电压（ $V_{data} + V_x$ ）被应用于数据线 $S_j$ 。此外，TFT 14在TFT 14导通时截止。在TFT 14导通之后流过有机EL元件15的电流由驱动TFT 11的栅极端子的电压（ $V_{data} + V_x$ ）确定。因此，可以有效地利用在不增加像素电路10的比例的情况下，数据电压的幅度以高精度补偿驱动TFT 11的阈值电压的变化。

Fig. 2

