(19) Europäisches Patentamt
European Patent Office
Office européen des brevets

(11) **EP 3 176 773 B1**

(12) **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention of the grant of the patent:
17.10.2018 Bulletin 2018/42

(21) Application number: **16201677.8**

(22) Date of filing: **01.12.2016**

(51) Int Cl.:
G09G 3/3266 *(2016.01)* ***G09G 3/3233*** *(2016.01)*
G09G 3/3275 *(2016.01)*

(54) ORGANIC LIGHT EMITTING DIODE DISPLAY

ORGANISCHE LICHTEMITTIERENDE DIODENANZEIGE

AFFICHAGE À DIODES ÉLECTROLUMINESCENTES ORGANIQUES

(84) Designated Contracting States:
AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

(30) Priority: **01.12.2015 KR 20150169907**

(43) Date of publication of application:
07.06.2017 Bulletin 2017/23

(73) Proprietor: **LG Display Co., Ltd.**
Seoul 07336 (KR)

(72) Inventors:
- **KIM, Daeku**
  152-887 Seoul (KR)
- **KWANG, Heekwang**
  410-762 Gyeonggi-do (KR)
- **LEE, Chooghoon**
  413-190 Gyeonggi-do (KR)
- **JUNG, Yoonjoon**
  138-190 Seoul (KR)

(74) Representative: **Ter Meer Steinmeister & Partner Patentanwälte mbB**
Nymphenburger Straße 4
80335 München (DE)

(56) References cited:
EP-A1- 1 653 434
EP-A2- 1 965 370
KR-A- 20150 069 773
US-A1- 2013 314 308
US-A1- 2015 109 018

EP 3 176 773 B1

Printed by Jouve, 75001 PARIS (FR)

Description

BACKGROUND OF THE INVENTION

Field of the Invention

[0001] The present disclosure relates to an organic light emitting diode display.

Discussion of the Related Art

[0002] An active matrix organic light emitting diode (OLED) display includes organic light emitting diodes (OLEDs) capable of emitting light by themselves (i.e., self-emitting), and has advantages of a fast response time, a high emission efficiency, a high luminance, and a wide viewing angle. The OLED display arranges pixels each including an OLED in a matrix and adjusts a luminance of the pixels based on a gray scale of video data. Each pixel includes a driving thin film transistor (TFT) controlling a driving current flowing in the OLED based on a gate-to-source voltage of the driving TFT, a storage capacitor for uniformly holding the gate-to-source voltage of the driving TFT during one frame, and at least one scan TFT programming the gate-to-source voltage of the driving TFT in response to a gate signal. The driving current flowing in the OLED is determined by the gate-to-source voltage of the driving TFT controlled based on a data voltage. The luminance of the pixel is proportional to a magnitude of the driving current flowing in the OLED.

[0003] In general, the OLED display applies the data voltage to a gate electrode of the driving TFT using the scan TFT, that is turned on in response to a scan signal, and causes the OLED to emit light using the data voltage supplied to the driving TFT. The OLED display turns on the driving TFT and an input terminal of a high potential voltage using an emission control signal.

[0004] Driving circuits generating the scan signal and the emission control signal may be implemented in a gate-in-panel (GIP) type in a bezel area of a display panel. Because the OLED display requires a large number of scan signals, a GIP circuit becomes complicated and large in size by the number of scan signals. An increase in the size of the GIP circuit leads to an increase in the size of the bezel area (i.e., a non-display area of the display panel).

EP 1 653 434 A1 describes a light emitting display including: a plurality of scan lines adapted to transmit scan signals; a plurality of data lines adapted to transmit a data signal; a plurality of emission control lines adapted to transmit an emission control signal; and a plurality of pixels adapted to emit light in response to the scan signal, the data signal and the emission control signal. At least two pixels receiving the scan signals through different scan lines are connected to one emission control line.

US 2013/314308 A1 describes an organic light emitting display unit structure including a first pixel, a second pixel adjacent to the first pixel, a first scan line electrically connected to the first pixel, a second scan line electrically connected to the second pixel, a data line, a power line, a sustaining signal line, a common reset signal line and a common light emitting signal line is provided. The power line and the sustaining signal line are respectively electrically connected to both of the first pixel and the second pixel. The data line intersects with the first scan line and the second scan line and is electrically connected to the first pixel and the second pixel. The common reset signal line and the common light emitting signal line are substantially disposed inside the first pixel and the second pixel respectively and are electrically connected to the first pixel and the second pixel.

KR 2015 0069773 A describes an organic light emitting diode display device which comprises: a display panel containing multiple pixel areas; a gate driving part including a shift register supplying a gate signal and a sampling signal to each multiple pixel areas and an inverter supplying the data signal to each of the multiple pixel areas; a data driving part supplying a data signal to each of the multiple pixel areas; and a timing control part supplying a data control signal and video data to the data driving part and supplying the gate control signal to the gate driving part.

SUMMARY OF THE INVENTION

[0005] The object is solved by the features of the independent claims. Preferred embodiments are given in the dependent claims.

[0006] In one aspect, there is provided an organic light emitting diode display preferably comprising a display area, in which first scan lines, second scan lines, and emission lines are disposed to intersect data lines, and pixels are disposed in a matrix, a data driver configured to supply a data voltage to the data lines, and a shift register configured to supply a first scan signal to the first scan lines, supply a second scan signal to the second scan lines, and supply an emission control signal to the emission lines, wherein the shift register includes a pair of first scan signal stages configured to sequentially supply the first scan signal to pixels arranged on two adjacent horizontal lines, a pair of second scan signal stages configured to sequentially supply the second scan signal to the pixels arranged on the two adjacent horizontal lines, and an emission control signal stage configured to simultaneously supply the emission control signal

to the pixels arranged on the two adjacent horizontal lines.

[0007] Preferably, pixels arranged on a jth horizontal line are defined as jth pixels, where "j" is a natural number, wherein at least a portion of an emission period of the jth pixels overlaps at least a portion of a sampling period of (j+1)th pixels.

[0008] Preferably, the emission control signal is simultaneously supplied to the jth pixels and the (j+1)th pixels at a turn-on voltage during a sampling period of the jth pixels and the sampling period of the (j+1)th pixels.

[0009] Preferably, the pixels are supplied with a reference voltage in response to the emission control signal during an initialization period before the sampling period.

[0010] Preferably, the emission control signal having a turn-off voltage level is simultaneously supplied to the jth pixels and the (j+1)th pixels during an initialization period of the (j+1)th pixels.

[0011] Preferably, pixels arranged on a jth horizontal line are defined as jth pixels, where j is a natural number, wherein each one of the jth pixels and each one of the (j+1)th pixels include: a driving transistor including a gate electrode connected to a first node, a source electrode connected to a second node, and a drain electrode connected to an input terminal of a high potential voltage; a first transistor connected between the first node and the second node, the first transistor including a gate electrode connected to the second scan line for receiving the second scan signal; a second transistor connected between the second node and a third node corresponding to an anode electrode of an organic light emitting diode, the second transistor including a gate electrode connected to the emission line for receiving the emission control signal; a third transistor connected between a fourth node and an input terminal of a reference voltage, the third transistor including a gate electrode connected to the emission line for receiving the emission control signal; a fourth transistor connected between the third node and the input terminal of the reference voltage, the fourth transistor including a gate electrode connected to the second scan line for receiving the second scan signal; a storage capacitor connected between the first node and the fourth node; and a fifth transistor connected between the fourth node and the data line supplied with the data voltage, the fifth transistor including a gate electrode connected to the first scan line for receiving the first scan signal, wherein a jth horizontal period includes an initialization period and a sampling period of the jth pixels, wherein a (j+1)th horizontal period includes an initialization period and a sampling period of the (j+1)th pixels, and wherein an emission period of the jth pixels and an emission period of the (j+1)th pixels simultaneously start at a start time point of a (j+2)th horizontal period.

[0012] Preferably, during the initialization period of the jth horizontal period, in response to the emission control signal or the second scan signal, the first node is initialized to the reference voltage via the first transistor, the second node is initialized to the reference voltage via the second transistor and the fourth transistor, the third node is initialized to the reference voltage via the fourth transistor, and the fourth node is initialized to the reference voltage via the third transistor.

[0013] Preferably, during the sampling period following the initialization period of the jth horizontal period, the fifth transistor of the jth pixel supplies the data voltage to the fourth node in response to the first scan signal.

[0014] Preferably, the second transistors of the jth pixel and the (j+1)th pixel connect the second node to the organic light emitting diode in response to the emission control signal, that is simultaneously supplied at the start time point of the (j+2)th horizontal period, and cause the organic light emitting diode to emit light.

[0015] Preferably, the first scan signal stages receive a first scan clock and output the first scan signal in synchronization with a timing of the first scan clock, wherein the second scan signal stages receive a second scan clock and output the second scan signal in synchronization with a timing of the second scan clock, wherein the emission control signal stage inverts a voltage level of the emission control signal to a turn-off voltage at a time point, at which the first scan signal is inverted to a turn-on voltage, and wherein the emission control signal stage inverts a voltage level of the emission control signal to a turn-on voltage at a time point, at which the second scan signal is inverted to a turn-on voltage.

[0016] Preferably, the first scan signal stages include: a jth first scan signal stage configured to output a jth first scan signal synchronized with a timing of an ith first scan clock, that is input at a low level during the sampling period of the jth horizontal period, where "i" is a natural number; and a (j+1)th first scan signal stage configured to output a (j+1)th first scan signal synchronized with a timing of an (i+1)th first scan clock, that is input at a low level during the sampling period of the (j+1)th horizontal period, wherein the second scan signal stages include: a jth second scan signal stage configured to output a jth second scan signal synchronized with a timing of an ith second scan clock, that is input at a low level during the initialization period and the sampling period of the jth horizontal period; and a (j+1)th second scan signal stage configured to output a (j+1)th second scan signal synchronized with a timing of an (i+1)th second scan clock, that is input at a low level during the initialization period and the sampling period of the (j+1)th horizontal period, wherein the emission control signal stage simultaneously supplies the jth pixels and the (j+1)th pixels with the emission control signal, that holds a turn-off voltage during the sampling periods of the jth horizontal period and the (j+1)th horizontal period, holds the turn-off voltage during the initialization period of the (j+1)th horizontal period, and holds the turn-off voltage from the start time point of the (j+2)th horizontal period to an end time point of a frame.

[0017] Preferably, the emission control signal stage receives the ith first scan clock and the (i+1)th first scan clock and includes a multiplexer outputting an emission reset signal during an output period of the ith first scan clock and the (i+1)th first scan clock, and wherein the emission reset signal determines a timing, at which the emission control signal is

inverted to a turn-off voltage level.

[0018] Preferably, the multiplexer includes: a first multiplexer switch configured to output the ith first scan clock to a multiplexer output terminal in response to a first multiplexer clock; and a second multiplexer switch configured to output the (i+1)th first scan clock to the multiplexer output terminal in response to a second multiplexer clock, wherein an output of the multiplexer output terminal is used as the emission reset signal.

[0019] Preferably, the emission control signal stage receives an end clock, that is output during the initialization period and the sampling period of each horizontal period, and inverts the emission control signal to a turn-on level at a time point, at which the end clock is input.

[0020] Preferably, the emission control signal stage inverts the emission control signal to a turn-on level at a time point, at which the (j+1)th second scan signal is inverted to a turn-on voltage level.

[0021] Preferably, the first scan signal stages are alternately disposed on left and right sides of the display area, in which the pixels are disposed, wherein the second scan signal stages are alternately disposed on right and left sides of the display area, on which the first scan signal stages are not disposed.

BRIEF DESCRIPTION OF THE DRAWINGS

[0022] The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate various embodiments. It is noted that, among all the presented embodiments, only those which fall under the scope of the appended claims are to be intended as embodiments of the invention, whereas the other embodiments shall be understood as examples useful to understand the invention but not forming part of the same. In the drawings:

FIG. 1 illustrates an organic light emitting diode (OLED) display according to an example embodiment;
FIG. 2 illustrates a structure of a pixel according to an example embodiment;
FIG. 3 illustrates a configuration of a shift register according to a first example embodiment;
FIG. 4 illustrates a multiplexer of an emission control signal stage shown in FIG. 3;
FIG. 5 illustrates an input and an output of a multiplexer shown in FIG. 4;
FIG. 6 illustrates an input and an output of a shift register shown in FIG. 3;
FIG. 7 illustrates a configuration of a shift register according to a second example embodiment;
FIG. 8 illustrates a multiplexer of an emission control signal stage shown in FIG. 7;
FIG. 9 illustrates an input and an output of a multiplexer shown in FIG. 8;
FIG. 10 illustrates an input and an output of an emission control signal stage according to another example embodiment; and
FIGS. 11 and 12 illustrate a modification of a disposition configuration of each stage.

DETAILED DESCRIPTION OF THE EMBODIMENTS

[0023] Reference will now be made in detail to embodiments of the present disclosure, examples of which are illustrated in the accompanying drawings. In the following description, when a detailed description of well-known functions or configurations will be omitted. The progression of processing steps and/or operations described is an example; however, the sequence of steps and/or operations is not limited to that set forth herein and may be changed as is known in the art, with the exception of steps and/or operations necessarily occurring in a certain order. Like reference numerals designate like elements throughout.

[0024] FIG. 1 illustrates an organic light emitting diode (OLED) display according to an example embodiment. FIG. 2 illustrates a structure of a pixel according to an example embodiment.

[0025] Referring to FIGS. 1 and 2, an OLED display according to an example embodiment includes a display panel 100 on which pixels P are arranged in a matrix, a data driver 120 for driving data lines DL of the display panel 100, gate drivers 130 and 140 for driving gate lines GL of the display panel 100, and a timing controller 110 for controlling driving timings of the data driver 120 and the gate drivers 130 and 140.

[0026] The display panel 100 includes a display portion 100A, in which the pixels P are disposed and on which an image is displayed, and a non-display portion 100B, in which the gate driver 140 is disposed and on which an image is not displayed.

[0027] The display portion 100A includes the plurality of pixels P and displays an image based on a gray level represented by each pixel P. The pixels P are arranged along first to nth horizontal lines HL1 to HLn, where n is a natural number.

[0028] Each pixel P is connected to the data line DL and an initialization line arranged in parallel with the data line DL. Further, each pixel P is connected to a first scan line SL1, a second scan line SL2, and an emission control signal line EML, that are arranged in parallel with the horizontal line HL. Each pixel P includes an organic light emitting diode (OLED), a driving transistor DT, first to fifth transistors T1 to T5 and a storage capacitor Cst. The transistors DT, T1 to

T5 may be implemented as a polycrystalline thin film transistor (TFT) including a polycrystalline semiconductor layer. However, example embodiments are not limited thereto. For example, a semiconductor layer of the thin film transistor may be made of amorphous silicon or oxide semiconductor.

[0029] The timing controller 110 rearranges digital video data RGB received from the outside in conformity with a resolution of the display panel 100 and supplies the rearranged digital video data RGB to the data driver 120. The timing controller 110 generates a data control signal DDC for controlling operation timing of the data driver 120 and a gate control signal GDC for controlling operation timing of the gate drivers 130 and 140 based on timing signals, such as a vertical sync signal Vsync, a horizontal sync signal Hsync, a dot clock DCLK, and a data enable signal DE.

[0030] The data driver 120 converts the digital video data RGB received from the timing controller 110 into an analog data voltage based on the data control signal DDC.

[0031] The gate drivers 130 and 140 sequentially supply a gate pulse to the gate lines GL under the control of the timing controller 110. The gate pulse output from the gate drivers 130 and 140 is synchronized with the data voltage. The gate drivers 130 and 140 include a level shifter 130 and a shift register 140, that are connected between the timing controller 110 and the scan lines of the display panel 100. The level shifter 130 level-shifts a transistor-transistor logic (TTL) level voltage of clocks received from the timing controller 110 to a gate high voltage VGH and a gate low voltage VGL.

[0032] FIG. 2 illustrates a structure of a pixel according to an example embodiment.

[0033] With reference to FIG. 2, a structure of a pixel P according to an example embodiment is described below.

[0034] Each pixel P includes an organic light emitting diode (OLED), a driving transistor DT, first to fifth transistors T1 to T5, and a storage capacitor Cst. In one embodiment, all of transistors are implemented as p-type transistors. In other embodiments, other configurations may be used. For example, transistors may be implemented as n-type transistors.

[0035] The OLED emits light using a driving current Ioled supplied from the driving transistor DT. The OLED includes an anode electrode, a cathode electrode, and a multi-layered organic compound layer between the anode electrode and the cathode electrode. The multi-layered organic compound layer includes a hole injection layer HIL, a hole transport layer HTL, an emission layer EML, an electron transport layer ETL, and an electron injection layer EIL. The anode electrode of the OLED is connected to a third node n3, and the cathode electrode of the OLED is connected to an input terminal of a low potential voltage VSS.

[0036] The driving transistor DT controls the driving current Ioled applied to the OLED depending on a gate-to-source voltage Vgs of the driving transistor DT. A gate electrode of the driving transistor DT is connected to a first node n1, a source electrode of the driving transistor DT is connected to a second node n2, and a drain electrode of the driving transistor DT is connected to an input terminal of a high potential voltage VDD.

[0037] First and second electrodes of the first transistor T1 are respectively connected to the first node n1 and the second node n2, and a gate electrode of the first transistor T1 is connected to the second scan line SL2. Namely, the first transistor T1 is turned on in response to a second scan signal SCAN2 and connects the first node n1 and the second node n2.

[0038] First and second electrodes of the second transistor T2 are respectively connected to the second node n2 and the third node n3, and a gate electrode of the second transistor T2 is connected to the emission line EML. Namely, the second transistor T2 turns on a current path between the driving transistor DT and the OLED in response to an emission control signal EM.

[0039] First and second electrodes of the third transistor T3 are respectively connected to a fourth node n4 and an input terminal of a reference voltage Vref, and a gate electrode of the third transistor T3 is connected to the emission line EML. Namely, the third transistor T3 supplies the reference voltage Vref to the fourth node n4 in response to the emission control signal EM.

[0040] First and second electrodes of the fourth transistor T4 are respectively connected to the third node n3 and the input terminal of the reference voltage Vref, and a gate electrode of the fourth transistor T4 is connected to the second scan line SL2. Namely, the fourth transistor T4 supplies the reference voltage Vref to the third node n3 in response to a scan signal SCAN.

[0041] First and second electrodes of the fifth transistor T5 are respectively connected to the data line DL and the fourth node n4, and a gate electrode of the fifth transistor T5 is connected to the first scan line SL1. Namely, the fifth transistor T5 supplies a data voltage Vdata to the fourth node n4 in response to the scan signal SCAN.

[0042] The storage capacitor Cst is connected between the first node n1 and the fourth node n4. The storage capacitor Cst is used to sample a threshold voltage of the driving transistor DT in accordance with a source-follower manner.

[0043] FIG. 3 illustrates a configuration of a shift register according to an example embodiment. In the following description, "forward stage" is a stage positioned ahead of a reference stage. For example, when an ith stage STGi of a first shift register 140-1 is determined as a reference stage, the forward stage is one of first to (i-1)th stages ST1 to STG(i-1), where "i" is a natural number less than n. Further, "backward stage" is a stage positioned behind the reference stage. For example, when the ith stage STGi of the first shift register 140-1 is determined as the reference stage, the backward stage is one of (i+1)th to nth stages STG(i+1) to STGn.

[0044] FIG. 3 illustrates stages connected to pixels arranged on a jth horizontal line and a (j+1)th horizontal line, where

"j" is a natural number less than n.

[0045] Referring to FIG. 3, stages for driving pixels arranged on a pair of adjacent horizontal lines HLj and HL(j+1) include a first scan signal stage SCAN1D(j) of the jth horizontal line HLj, a second scan signal stage SCAN2D(j) of the jth horizontal line HLj, a first scan signal stage SCAN1D(j+1) of the (j+1)th horizontal line HL(j+1), a second scan signal stage SCAN2D(j+1) of the (j+1)th horizontal line HL(j+1), and an emission control signal stage EMD(j) of the jth horizontal line HLj.

[0046] The jth first scan signal stage SCAN1D(j) generates a first scan signal SCAN1(j) of the jth horizontal line HLj and applies the jth first scan signal SCAN1(j) to a first scan line SL1(j) of the jth horizontal line HLj.

[0047] The jth second scan signal stage SCAN2D(j) generates a second scan signal SCAN2(j) of the jth horizontal line HLj and applies the jth second scan signal SCAN2(j) to a second scan line SL2(j) of the jth horizontal line HLj.

[0048] The (j+1)th first scan signal stage SCAN1D(j+1) generates a first scan signal SCAN1(j+1) of the (j+1)th horizontal line HL(j+1) and applies the (j+1)th first scan signal SCAN1(j+1) to a first scan line SL1(j+1) of the (j+1)th horizontal line HL(j+1). The (j+1)th first scan signal stage SCAN1D(j+1) receives the jth first scan signal SCAN1(j) as a start signal and operates.

[0049] The (j+1)th second scan signal stage SCAN2D(j+1) generates a second scan signal SCAN2(j+1) of the (j+1)th horizontal line HL(j+1) and applies the (j+1)th second scan signal SCAN2(j+1) to a second scan line SL2(j+1) of the (j+1)th horizontal line HL(j+1). The (j+1)th second scan signal stage SCAN2D(j+1) receives the jth second scan signal SCAN2(j) as a start signal and operates.

[0050] The jth emission control signal stage EMD(j) generates an emission control signal EM(j) of the jth horizontal line and applies the jth emission control signal EM(j) to emission control signal lines EML(j) of the jth horizontal line HLj connected to pixels Pj of the jth horizontal line and emission control signal lines EML(j+1) of the (j+1)th horizontal line HLj connected to pixels P(j+1) of the (j+1)th horizontal line HL(j+1).

[0051] Because pixels arranged on a pair of adjacent horizontal lines are driven in response to the same emission control signal, pixels arranged on n horizontal lines can be driven using n/2 emission control signal stages. In other words, because the example embodiment can reduce a total area of the shift register 140 through a reduction in the number of emission control signal stages, the example embodiment can reduce the size of a bezel area of the non-display portion 100B.

[0052] An emission control signal stage for controlling pixels arranged on two horizontal lines is described below.

[0053] FIG. 4 illustrates a multiplexer of an emission control signal stage, and FIG. 5 illustrates an input and an output of an emission control signal stage.

[0054] Referring to FIGS. 4 and 5, a multiplexer MUX(j) includes a first multiplexer switch Tm1 and a second multiplexer switch Tm2. A first electrode of the first multiplexer switch Tm1 receives the jth first scan signal SCAN1(j), a second electrode of the first multiplexer switch Tm1 is connected to a multiplexer output terminal Nm, and a gate electrode of the first multiplexer switch Tm1 receives a first multiplexer clock MCLK1. A first electrode of the second multiplexer switch Tm2 receives the (j+1)th first scan signal SCAN1(j+1), a second electrode of the second multiplexer switch Tm2 is connected to the multiplexer output terminal Nm, and a gate electrode of the second multiplexer switch Tm2 receives a second multiplexer clock MCLK2. The multiplexer MUX(j) outputs an emission reset signal SRO during a period in which the first multiplexer clock MCLK1 and the jth first scan signal SCAN1(j) are synchronized, and a period in which the second multiplexer clock MCLK2 and the (j+1)th first scan signal SCAN1(j+1) are synchronized. A width of the first multiplexer clock MCLK1 is set to be greater than a width of the jth first scan signal SCAN1(j), and a width of the second multiplexer clock MCLK2 is set to be greater than a width of the (j+1)th first scan signal SCAN1(j+1).

[0055] The emission control signal stage EMD(j) receives the emission reset signal SRO and an end clock EndCLK and outputs an emission control signal EM(j). The emission reset signal SRO determines a timing of a turn-off voltage level of the emission control signal EM(j). The end clock EndCLK determines an output timing of a turn-on voltage level of the emission control signal EM(j). The emission control signal stage EMD(j) outputs the emission control signal EM(j) at a turn-off level when the emission reset signal SRO changes from a high level to a low level. Further, the emission control signal stage EMD(j) outputs the emission control signal EM(j) at a turn-on level when the end clock EndCLK is output (i.e., when the end clock EndCLK changes from a high level to a low level).

[0056] FIG. 6 is a timing diagram illustrating an input signal and an output signal of each stage.

[0057] With reference to FIGS. 3 to 6, a process where the shift register 140 outputs the first scan signals SCAN1(j) and SCAN1(j+1), the second scan signals SCAN2(j) and SCAN2(j+1), and the emission control signal EM(j) is described below. In FIG. 6, a jth horizontal period jH includes an initialization period Ti and a sampling period Ts of the jth pixels Pj arranged on the jth horizontal line.

[0058] The first scan signal stage receives one of first scan clocks S1CLK1 to S1CLK4 and outputs a first scan signal having the same timing as the received first scan clock. A cycle of each of the first scan clocks S1CLK1 to S1CLK4 may be one horizontal period H. FIG. 6 illustrates four-phase first scan clocks S1CLK1 to S1CLK4 by way of example. However, phases of the first scan clocks S1CLK1 to S1CLK4 may vary depending on a width of an overlap drive or a driving method.

[0059] More specifically, the first scan signal stage SCAN1D(j) of the jth horizontal line receives the first scan clock S1CLK1, that is firstly input among the first scan clocks S1CLK1 to S1CLK4, and outputs the jth first scan signal SCAN1(j) corresponding to a timing of the first scan clock S1CLK1.

[0060] Further, the first scan signal stage SCAN1D(j+1) of the (j+1)th horizontal line receives the first scan clock S1CLK2, that is secondly input among the first scan clocks S1CLK1 to S1CLK4, and outputs the (j+1)th first scan signal SCAN1(j+1) corresponding to a timing of the first scan clock S1CLK2.

[0061] The second scan signal stage receives one of second scan clocks S2CLK1 to S2CLK4 and outputs a second scan signal having the same timing as the received second scan clock. A cycle of each of the second scan clocks S2CLK1 to S2CLK4 may be one horizontal period H. FIG. 6 illustrates four-phase second scan clocks S2CLK1 to S2CLK4 by way of example. However, phases of the second scan clocks S2CLK1 to S2CLK4 may vary depending on a width of an overlap drive or a driving method.

[0062] More specifically, the second scan signal stage SCAN2D(j) of the jth horizontal line receives the second scan clock S2CLK1, that is firstly input among the second scan clocks S2CLK1 to S2CLK4, and outputs the jth second scan signal SCAN2(j) corresponding to a timing of the second scan clock S2CLK1.

[0063] Further, the second scan signal stage SCAN2D(j+1) of the (j+1)th horizontal line receives the second scan clock S2CLK2, that is secondly input among the second scan clocks S2CLK1 to S2CLK4, and outputs the (j+1)th second scan signal SCAN2(j+1) corresponding to a timing of the second scan clock S2CLK2.

[0064] The multiplexer MUX(j) of the emission control signal stage EMD(j) of the jth horizontal line outputs the jth emission control signal EM(j) as described above with reference to FIGS. 4 and 5.

[0065] As described above, the jth first scan signal SCAN1(j) and the (j+1)th first scan signal SCAN1(j+1) are sequentially applied to the jth pixel Pj and the (j+1)th pixel P(j+1) at intervals of one horizontal period H. Further, the jth second scan signal SCAN2(j) and the (j+1)th second scan signal SCAN2(j+1) are sequentially applied to the jth pixel Pj and the (j+1)th pixel P(j+1) at intervals of one horizontal period H. As a result, an initialization operation and a sampling operation of the jth pixel Pj are performed during the jth horizontal period jH, and an initialization operation and a sampling operation of the (j+1)th pixel P(j+1) are performed during a (j+1)th horizontal period (j+1)H.

[0066] The jth emission control signal EM(j) is simultaneously applied to the jth pixel Pj and the (j+1)th pixel P(j+1) and is output as a turn-on voltage in a (j+2)th horizontal period (j+2)H. Namely, the jth pixel Pj starts to emit light after a holding period Th(j) more than one horizontal period H passed from a sampling period Ts(j). The (j+1)th pixel P(j+1) starts to emit light after a holding period Th(j+1) passed from a sampling period Ts(j+1).

[0067] As described above, the shift register according to the embodiment supplies the emission control signal to pixels arranged on a pair of horizontal lines adjacent to one emission control signal stage. Thus, the embodiment can reduce the number of emission control signal stages to one half compared to a related art. As a result, the size of the bezel area, in which the emission control signal stages are disposed, can decrease.

[0068] A method of driving the OLED display according to the example embodiment using the first scan signal SCAN1, the second scan signal SCAN2, and the emission control signal EM shown in FIG. 6 is described below. Hereinafter, in one embodiment, transistors in a pixel structure may be p-type transistors. However, embodiments are not limited thereto. Further, in the p-type transistors, a turn-on voltage of a gate signal indicates a low level voltage, and a turn-off voltage of a gate signal indicates a high level signal.

[0069] The following Table 1 indicates a voltage of each node depending on a pixel driving period. An operation of a pixel P is described in conjunction with FIGS. 2 and 6 and Table 1.

[Table 1]

	First node	Second node	Fourth node
Initialization period	Vref	Vref	Vref
Sampling period	VDD+Vth	VDD+Vth	Vdata
Emission period	VDD+Vth-(Vdata-Vref)	VDD	Vref

[0070] An operation of each pixel P includes an initialization period Ti, a sampling period Ts, and an emission period Te. In the initialization period Ti, a main node voltage of the pixel P is initialized. In the sampling period Ts, a threshold voltage of the driving transistor DT is sampled, and a fourth node 4n connected to the storage capacitor Cst is charged with the data voltage Vdata. In the emission period Te, the organic light emitting diode emits light without being affected by the threshold voltage of the driving transistor DT.

[0071] During the initialization period Ti, a turn-on voltage of the emission control signal EM is applied to the pixel P. The first to fourth transistors T1 to T4 are turned on in response to the emission control signal EM or the second scan signal SCAN2. The third node n3 is initialized to a reference voltage Vref via the fourth transistor T4. The second node

n2 is initialized to the reference voltage Vref via the second and fourth transistors T2 and T4. The first node n1 is initialized to the reference voltage Vref via the first transistor T1. The fourth node n4 is initialized to the reference voltage Vref via the third transistor T3. As a result, all of the first to fourth nodes n1 to n4 are initialized to the reference voltage Vref.

[0072] During the sampling period Ts, the first scan signal SCAN1 and the second scan signal SCAN2 are inverted to a turn-on voltage, and the emission control signal EM is inverted to a turn-off voltage. As the emission control signal EM is inverted to the turn-off voltage, the first to third transistors T1 to T3 are turned off. The fourth transistor T4 maintains a turn-on state in response to the second scan signal SCAN2. The fifth transistor T5 is turned on in response to the first scan signal SCAN1.

[0073] During the sampling period Ts, the fifth transistor T5 charges the fourth node n4 with the data voltage Vdata received from the data line DL. As a result, the fourth node n4 has a voltage adding the data voltage Vdata to the high potential voltage VDD.

[0074] As the voltage of the fourth node n4 increases in a state where the second node n2 is floated, a voltage of the first node n1 increases. As the voltage of the first node n1 increases, the driving transistor DT is turned on, and a current flows via a drain electrode and a source electrode of the driving transistor DT. The current flows in the drain electrode and the source electrode of the driving transistor DT until a gate-to-source voltage Vgs of the driving transistor DT is saturated to a threshold voltage Vth of the driving transistor DT. Namely, during the sampling period Ts, a voltage of a gate electrode of the driving transistor DT is a sum of the high potential voltage VDD and the threshold voltage Vth of the driving transistor DT.

[0075] After the sampling period Ts ends, the first scan signal SCAN1 and the second scan signal SCAN2 are inverted to a turn-off voltage and maintain the turn-off voltage until the emission period Te ends. During the emission period Te, the emission control signal EM is inverted to a turn-on voltage.

[0076] During the emission period Te, the third transistor T3 is turned on in response to the emission control signal EM and charges the fourth node n4 with the reference voltage Vref. As a result, the fourth node n4, that is charged to the data voltage Vdata during the sampling period Ts, is changed to the reference voltage Vref in the emission period Te. Namely, during the emission period Te, the voltage of the fourth node n4 changes by a voltage amount corresponding to a difference "Vdata-Vref' between the data voltage Vdata and the reference voltage Vref. When the voltage of the fourth node n4 changes, a voltage of the first node n1 changes due to the coupling of the storage capacitor Cst. In other words, the voltage of the first node n1 changes to a voltage "VDD-Vth-(Vdata-Vref)" in a state where the voltage of the first node n1 is set to a voltage "VDD-Vth" in the sampling period Ts.

[0077] As a result, a relationship equation with respect to a driving current Ioled flowing in the OLED during the emission period Te is represented by the following Equation 1.

[Equation 1]

$$Ioled = (k/2)(Vsg-Vth)^2 = (k/2)(VDD-VDD+Vth+Vdata-Vref-Vth)^2 = (k/2)(Vdata-Vref)^2$$

[0078] In the above Equation 1, "k" is a proportional constant determined by an electron mobility, a parasitic capacitance, a channel capacity, etc. of the driving transistor DT.

[0079] The organic light emitting diode emits light in accordance with the relationship equation of the above-described driving current and can display a desired gray level. According to the above Equation 1, the driving current Ioled of the OLED is represented by $k/2(Vgs-Vth)^2$. However, because the threshold voltage Vth of the driving transistor DT of the OLED is included in the gate-to-source voltage Vgs programmed in a sampling period Ts, the threshold voltage Vth of the driving TFT DT is cancelled from the relationship equation of the driving current Ioled as indicated by the above Equation 1. Namely, an influence of changes in the threshold voltage Vth on the driving current Ioled is removed.

[0080] In FIG. 2, the first to third transistors T1 to T3 may have a double gate structure, so as to prevent a distortion of an emission luminance due to a leakage current.

[0081] So far, the embodiment described the emission control signal stage outputting the same emission control signal to pixels arranged on two horizontal lines. The emission control signal stage may generate an emission control signal supplied to pixels arranged on three or more horizontal lines.

[0082] FIG. 7 illustrates illustrates a configuration of a shift register according to a second example embodiment. FIG. 9 illustrates a timing of an emission control signal output by an emission control signal stage shown in FIG. 7.

[0083] Referring to FIGS. 7 and 9, stages for driving pixels P(j), P(j+1), and P(j+2) arranged on three adjacent horizontal lines include a first scan signal stage SCAN1D(j) of a jth horizontal line, a second scan signal stage SCAN2D(j) of the jth horizontal line, a first scan signal stage SCAN1D(j+1) of a (j+1)th horizontal line, a second scan signal stage SCAN2D(j+1) of the (j+1)th horizontal line, a first scan signal stage SCAN1D(j+2) of a (j+2)th horizontal line, a second scan signal stage SCAN2D(j+2) of the (j+2)th horizontal line, and an emission control signal stage EMD(j) of the jth

horizontal line.

[0084] The first scan signal stages SCAN1D(j), SCAN1D(j+1), and SCAN1D(j+2) sequentially supply a first scan signal SCAN1(j) to the jth to (j+2)th pixels P(j), P(j+1), and P(j+2).

[0085] The second scan signal stages SCAN2D(j), SCAN2D(j+1), and SCAN2D(j+2) sequentially supply a second scan signal SCAN2(j) to the jth to (j+2)th pixels P(j), P(j+1), and P(j+2).

[0086] Since configuration of the first scan signal stages SCAN1D(j), SCAN1D(j+1), and SCAN1D(j+2) and configuration of the second scan signal stages SCAN2D(j), SCAN2D(j+1), and SCAN2D(j+2) are substantially the same as the embodiment described above, a further description may be briefly made or may be entirely omitted.

[0087] The jth emission control signal stage EMD(j) generates a jth emission control signal EM(j) and simultaneously applies the jth emission control signal EM(j) to the jth to (j+2)th pixels P(j), P(j+1), and P(j+2).

[0088] The jth emission control signal stage EMD(j) receives the jth first scan signal SCAN1(j), a (j+1)th first scan signal SCAN1(j+1), and a (j+2)th first scan signal SCAN1(j+2) and outputs the jth emission control signal EM(j).

[0089] As shown in FIG. 8, a multiplexer MUX(j) of the jth emission control signal stage EMD(j) generates an emission reset signal SRO corresponding to output timing of the jth first scan signal SCAN1(j), the (j+1)th first scan signal SCAN1(j+1), and the (j+2)th first scan signal SCAN1(j+2). Further, the jth emission control signal stage EMD(j) may output the jth emission control signal EM(j) using the emission reset signal SRO and an end clock EndCLK. As the end clock EndCLK, the same signal as that shown in FIG. 6 may be used. Since configuration of the multiplexer MUX(j) is substantially the same as the embodiment described above, a further description may be briefly made or may be entirely omitted.

[0090] The emission control signal stage according to the embodiment drives pixels arranged on three adjacent horizontal lines using the same emission control signal, and thus can drive pixels arranged on n horizontal lines using n/3 emission control signal stages.

[0091] The first and second embodiments determine output timing of a turn-on voltage level of the emission control signal using the end clock EndCLK.

[0092] FIG. 10 illustrates a control of output timing of a turn-on voltage level of an emission control signal using a second scan signal. As shown in FIG. 10, the emission control signal EM(j) is inverted to a turn-on voltage in response to the emission reset signal SRO at a start time point of an initialization period Ti(j+1) of a (j+1)th horizontal period (j+1)H. Further, the emission control signal EM(j) is turned off at a time point of a turn-on voltage of a (j+1)th second scan signal SCAN2(j+1). Because a cycle of the (j+1)th second scan signal SCAN2(j+1) is four horizontal periods, the (j+1)th second scan signal SCAN2(j+1) is output at a turn-on voltage in a (j+5)th horizontal period (j+5)H after the (j+1)th horizontal period (j+1)FL As a result, the emission control signal EM(j) is inverted to the turn-on voltage in the (j+5)th horizontal period (j+5)H. Namely, the jth and (j+1)th pixels P(j) and P(j+1) start to emit light in the (j+5)th horizontal period (j+5)H.

[0093] The example embodiments described that the stages of each shift register are disposed on one side of the display area. As shown in FIG. 11, the stages of each shift register may be distributed to both sides of the display area.

[0094] As shown in FIG. 12, the stages may be alternately distributed to both sides of the display area, in which the pixels are disposed. For example, the first scan signal stages SCAN ID may be disposed on the right side of the display area on odd-numbered lines and may be disposed on the left side of the display area on even-numbered lines. Further, the second scan signal stages SCAN2D may be disposed on the left side of the display area on odd-numbered lines and may be disposed on the right side of the display area on even-numbered lines. As described above, the stages disposed on both sides of the display area can reduce or prevent a delay of the first scan signal and the second scan signal attributable to a difference between loads of both sides of the display area.

[0095] Although embodiments have been described with reference to a number of illustrative embodiments thereof, it should be understood that numerous other modifications and embodiments can be devised by those skilled in the art, and that these modifications and embodiments are part of the invention as long as they fall within the scope of the appended claims. In addition to variations and modifications in the component parts and/or arrangements, alternative uses will also be apparent to those skilled in the art.

Claims

1. An organic light emitting diode display comprising:

a display area (100A), in which first scan lines (SL1), second scan lines (SL2), and emission lines (EML) are disposed to intersect data lines (DL), and pixels (Pj) are disposed in a matrix;
a data driver (120) configured to supply a data voltage (Data) to the data lines (DL); and
a shift register (140) configured to supply a first scan signal (SCAN1(j)) to the first scan lines (SL1(j)), supply a second scan signal (SCAN2(j)) to the second scan lines (SL2(j)), and supply an emission control signal (EM(j)) to the emission lines (EM),

wherein the shift register (140) includes:

a pair of first scan signal stages (SCAN1D(j), SCAN1D(j+1)) configured to sequentially supply the first scan signal (SCAN1) to pixels (Pj, Pj+1) arranged on two adjacent horizontal lines (HLn, HLn+1);
a pair of second scan signal stages (SCAN2D(j), SCAN2D(j+1)) configured to sequentially supply the second scan signal (SCAN2) to the pixels (Pj, Pj+1) arranged on the two adjacent horizontal lines (HLn, HLn+1); and
an emission control signal stage (EMD(j)) configured to simultaneously supply the emission control signal (EM(j)) to the pixels (Pj, Pj+1) arranged on the two adjacent horizontal lines (HLn, HLn+1),

wherein a first stage (SCAN1D(j)) of the pair of first scan signal stages and a second stage (SCAN2D(j+1)) of the pair of second scan signal stages are both disposed on one of a left or right side of the display area (100A), and a first stage (SCAN2D(j)) of the pair of second scan signal stages and a second stage (SCAN1D(j+1)) of the pair of first scan signal stages are both disposed on the other one of the left or right side of the display area (100A).

2. The organic light emitting diode display of claim 1, wherein the pixels (Pj, Pj+1) are supplied with a reference voltage (Vref) in response to the emission control signal (EM(j)) during an initialization period (Ti) before a threshold voltage sampling period (Ts), and
wherein the emission control signal (EM(j)) having a turn-on voltage level is simultaneously supplied to the jth pixels (Pj) and the (j+1)th pixels (Pj+1) during an initialization period (Ti(j+1)) of the (j+1)th pixels.

3. The organic light emitting diode display as claimed in any of the preceding claims, wherein pixels arranged on a jth horizontal line (HL) are defined as jth pixels (Pj), where j is a natural number,
wherein each one of the jth pixels (Pj) and each one of the (j+1)th pixels (Pj+1) include:

a driving transistor (DT) including a gate electrode connected to a first node (n1), a source electrode connected to a second node (n2), and a drain electrode connected to an input terminal of a high potential voltage (Vdd);
a first transistor (T1) connected between the first node (n1) and the second node (n2), the first transistor (T1) including a gate electrode connected to the second scan line (SL2) for receiving the second scan signal (SCAN2);
a second transistor (T2) connected between the second node (n2) and a third node (n3) corresponding to an anode electrode of an organic light emitting diode, the second transistor (T2) including a gate electrode connected to the emission line (EM) for receiving the emission control signal (EM(j));
a third transistor (T3) connected between a fourth node (n4) and an input terminal of a reference voltage (Vref), the third transistor (T3) including a gate electrode connected to the emission line (EM) for receiving the emission control signal (EM(j));
a fourth transistor (T4) connected between the third node (n4) and the input terminal of the reference voltage (Vref), the fourth transistor (T4) including a gate electrode connected to the second scan line (SL2) for receiving the second scan signal (SCAN2);
a storage capacitor (Cst) connected between the first node (n1) and the fourth node (n4); and
a fifth transistor (T5) connected between the fourth node (n4) and the data line (DL) supplied with the data voltage (Data), the fifth transistor (T5) including a gate electrode connected to the first scan line (SL1) for receiving the first scan signal (SCAN1),
wherein a jth horizontal period includes an initialization period and a sampling period of the jth pixels,
wherein a (j+1)th horizontal period (j+1H) includes an initialization period (Ti) and a sampling period (Ts) of the (j+1)th pixels, and
wherein an emission period of the jth pixels (Pj) and an emission period of the (j+1)th pixels (Pj+1) simultaneously start at a start time point of a (j+2)th horizontal period.

4. The organic light emitting diode display of claim 3, wherein during the initialization period (Ti) of the jth horizontal period (jH), in response to the emission control signal (EM(j)) or the second scan signal (SCAN2), the first node (n1) is initialized to the reference voltage (Vref) via the first transistor (T1), the second node (n2) is initialized to the reference voltage (Vref) via the second transistor (T2) and the fourth transistor (T4), the third node (n3) is initialized to the reference voltage (Vref) via the fourth transistor (T4), and the fourth node (n4) is initialized to the reference voltage (Vref) via the third transistor (T3).

5. The organic light emitting diode display of claim 3 or 4, wherein during the sampling period (Ts) following the initialization period (Ti) of the jth horizontal period (jH), the fifth transistor (T5) of the jth pixel is configured to supply the data voltage (Data) to the fourth node (n4) in response to the first scan signal (SCAN1).

6. The organic light emitting diode display of claim 3, 4 or 5, wherein the second transistors (T2) of the jth pixel (Pj) and the (j+1)th pixel (Pj+1) connect the second node (n2) to the organic light emitting diode in response to the emission control signal (EM(j)), that is simultaneously supplied at the start time point of the (j+2)th horizontal period, and cause the organic light emitting diode to emit light.

7. The organic light emitting diode display as claimed in any one of the preceding claims, wherein the first scan signal stages (SCAN1D) are configured to receive a first scan clock (S1CLK) and to output the first scan signal (SCAN1) in synchronization with a timing of the first scan clock (S1CLK),

wherein the second scan signal stages (SCAN2D) is configured to receive a second scan clock (S2CLK) and to output the second scan signal (SCAN2) in synchronization with a timing of the second scan clock (S2CLK),
wherein the emission control signal stage (EMD) is configured to invert a voltage level of the emission control signal (EM) to a turn-off voltage at a time point, at which the first scan signal (SCAN1) is inverted to a turn-on voltage, and
wherein the emission control signal stage (EMD) is configured to invert a voltage level of the emission control signal (EM) to a turn-on voltage at a time point, at which a (j+1)th second scan signal (SCAN2(j+1)) is inverted to a turn-on voltage.

8. The organic light emitting diode display as claimed in any one of the preceding claims, wherein the first scan signal stages (SCAN1D) include:

a jth first scan signal stage (SCAN1D(j)) configured to output a jth first scan signal (SCAN1(j)) synchronized with a timing of an ith first scan clock (S1CLK1), that is input at a low level during the sampling period (Ts) of the jth horizontal period, where "i" is a natural number; and
a (j+1)th first scan signal stage (SCAN1D(j+1)) configured to output a (j+1)th first scan signal (SCAN1(j+1)) synchronized with a timing of an (i+1)th first scan clock (S1+1CLK1), that is input at a low level during the sampling period (Ts) of the (j+1)th horizontal period,
wherein the second scan signal stages (SCAN2D) include:

a jth second scan signal stage (SCAN2D(j)) configured to output a jth second scan signal (SCAN2(j)) synchronized with a timing of an ith second scan clock, that is input at a low level during the initialization period (Ti) and the sampling period (Ts) of the jth horizontal period (jH); and
a (j+1)th second scan signal stage (SCAN2D(j+1)) configured to output the (j+1)th second scan signal (SCAN2(j+1)) synchronized with a timing of an (i+1)th second scan clock, that is input at a low level during the initialization period (Ti) and the sampling period (Ts) of the (j+1)th horizontal period (j+1H),

wherein the emission control signal stage (EMD) is configured to supply simultaneously the jth pixels (Pj) and the (j+1)th pixels (Pj+1) with the emission control signal (Em(j)), that holds a turn-off voltage during the sampling periods (Ts) of the jth horizontal period (jH) and the (j+1)th horizontal period (j+1H), and holds the turn-on voltage during the initialization period (Ti) of the (j+1)th horizontal period.

9. The organic light emitting diode display of claim 8, wherein the emission control signal stage (EMD) includes a multiplexer, wherein the multiplexer (Mux) includes:

a first multiplexer switch (Tm1) having a first electrode receives the ith first scan signal (SCAN1(i)), a second electrode is connected to a multiplexer output terminal (Nm), and a gate electrode receives a first multiplexer clock (MCLK1); and
a second multiplexer switch (Tm2) having a first electrode receives the (i+1)th first scan signal SCAN1(i+1), a second electrode is connected to the multiplexer output terminal (Nm), and a gate electrode receives a second multiplexer clock (MCLK2),
wherein the multiplexer output tenninal (Nm) is configured to output an emission reset signal (SRO), and
wherein the emission control signal stage (EMD(j)) is configured to output the emission control signal (EM(j)) at a turn-off level when the emission reset signal (SRO) changes from a high level to a low level.

10. The organic light emitting diode display as claimed in any one of the preceding claims, wherein the emission control signal stage (EMD) is configured to receive an end clock (EndCLK), that is output during the initialization period (Ti(j+1)) and the sampling period (Ts(j+1)) of a horizontal period, and is configured to invert the emission control signal (EM) to a turn-on level at a time point, at which the end clock (EndCLK) is input.

11. The organic light emitting diode display as claimed in any one of the preceding claims, wherein the emission control signal stage (EMD) is configured to invert the emission control signal (EM) to a turn-on level at a time point, at which the (j+1)th second scan signal (SCAN2(j+1)) is inverted to a turn-on voltage level.

Patentansprüche

1. Anzeigevorrichtung mit organischen Leuchtdioden, die Folgendes umfasst:

einen Anzeigebereich (100A), in dem erste Abtastleitungen (SL1), zweite Abtastleitungen (SL2) und Emissionsleitungen (EML) derart angeordnet sind, dass sie Datenleitungen (DL) schneiden, und Bildpunkte (Pj) in einer Matrix angeordnet sind;
einen Datentreiber (120), der konfiguriert ist, eine Datenspannung (Data) zu den Datenleitungen (DL) zu liefern; und
ein Schieberegister (140), das konfiguriert ist, ein erstes Abtastsignal (SCAN1(j)) zu den ersten Abtastleitungen (SL1(j)) zu liefern, ein zweites Abtastsignal (SCAN2(j)) zu den zweiten Abtastleitungen (SL2(j)) zu liefern und ein Emissionssteuersignal (EM(j)) zu den Emissionsleitungen (EM) zu liefern,
wobei das Schieberegister (140) Folgendes enthält:

ein Paar von ersten Abtastsignalstufen (SCAN1D(j), SCAN1D(j + 1)), die konfiguriert sind, das erste Abtastsignal (SCAN1) sequentiell zu Bildpunkten (Pj, Pj + 1), die an zwei benachbarten horizontalen Leitungen (HLn, HLn + 1) angeordnet sind, zu liefern;
ein Paar von zweiten Abtastsignalstufen (SCAN2D(j), SCAN2D(j + 1)), die konfiguriert sind, das zweite Abtastsignal (SCAN2) sequentiell zu den Bildpunkten (Pj, Pj + 1), die an den zwei benachbarten horizontalen Leitungen (HLn, HLn + 1) angeordnet sind, zu liefern und
eine Emissionssteuersignalstufe (EMD(j)), die konfiguriert ist, das Emissionssteuersignal (EM(j)) gleichzeitig zu den Bildpunkten (Pj, Pj + 1), die an den zwei benachbarten horizontalen Leitungen (HLn, HLn + 1) angeordnet sind, zu liefern, wobei

eine erste Stufe (SCAN1D(j)) des Paares von ersten Abtastsignalstufen und eine zweite Stufe (SCAN2D(j + 1)) des Paares von zweiten Signalstufen entweder auf einer linken oder einer rechten Seite des Anzeigebereichs (100A) angeordnet sind und eine erste Stufe (SCAN2D(j)) des Paares von zweiten Abtastsignalstufen und eine zweite Stufe (SCAN1D(j + 1)) des Paares von ersten Abtastsignalstufen auf der anderen der linken oder der rechten Seite des Anzeigebereichs (100A) angeordnet sind.

2. Anzeigevorrichtung mit organischen Leuchtdioden nach Anspruch 1, wobei eine Bezugsspannung (Vref) als Antwort auf das Emissionssteuersignal (EM(j)) während eines Initialisierungszeitraums (Ti) vor einem Schwellenwertspannungsabtastzeitraum (Ts) an die Bildpunkte (Pj, Pj + 1) geliefert wird und
das Emissionssteuersignal (EM(j)), das einen Einschaltspannungspegel besitzt, den j-ten Bildpunkten (Pj) und den (j + 1)-ten Bildpunkten (Pj + 1) während eines Initialisierungszeitraums (Ti(j + 1)) der (j + 1)-ten Bildpunkte gleichzeitig zugeführt wird.

3. Anzeigevorrichtung mit organischen Leuchtdioden nach einem der vorhergehenden Ansprüche, wobei Bildpunkte, die an einer j-ten horizontalen Leitung (HL) angeordnet sind, als j-te Bildpunkte (Pj) definiert sind, wobei j eine natürliche Zahl ist, und
jeder der j-ten Bildpunkte (Pj) und jeder der (j + 1)-ten Bildpunkte (Pj + 1) Folgendes enthält:

einen Ansteuertransistor (DT), der eine Gate-Elektrode, die mit einem ersten Knoten (n1) verbunden ist, eine Source-Elektrode, die mit einem zweiten Knoten (n2) verbunden ist, und eine Drain-Elektrode, die mit einem Eingangsanschluss von einer Spannung (Vdd) mit hohem Potential verbunden ist, enthält;
einen ersten Transistor (T1), der zwischen dem ersten Knoten (n1) und dem zweiten Knoten (n2) verbunden ist, wobei der erste Transistor (T1) eine Gate-Elektrode, die mit der zweiten Abtastleitung (SL2) verbunden ist, enthält, um das zweite Abtastsignal (SCAN2) zu empfangen;
einen zweiten Transistor (T2), der zwischen dem zweiten Knoten (n2) und einem dritten Knoten (n3), der einer Anodenelektrode einer organischen Leuchtdiode entspricht, verbunden ist, wobei der zweite Transistor (T2) eine Gate-Elektrode, die mit der Emissionsleitung (EM) verbunden ist, enthält, um das Emissionssteuersignal (EM(j)) zu empfangen;
einen dritten Transistor (T3), der zwischen einem vierten Knoten (n4) und einem Eingangsanschluss von einer

Bezugsspannung (Vref) verbunden ist, wobei der dritte Transistor (T3) eine Gate-Elektrode, die mit der Emissionsleitung (EM) verbunden ist, enthält, um das Emissionssteuersignal (EM(j)) zu empfangen;
einen vierten Transistor (T4), der zwischen dem dritten Knoten (n4) und dem Eingangsanschluss der Referenzspannung (Vref) verbunden ist, wobei der vierte Transistor (T4) eine Gate-Elektrode, die mit der zweiten Abtastleitung (SL2) verbunden ist, enthält, um das zweite Abtastsignal (SCAN2) zu empfangen;
einen Speicherkondensator (Cst), der zwischen dem ersten Knoten (n1) und dem vierten Knoten (n4) verbunden ist; und
einen fünften Transistor (T5), der zwischen dem vierten Knoten (n4) und der Datenleitung (DL), der die Datenspannung (Data) geliefert wird, verbunden ist, wobei der fünfte Transistor (T5) eine Gate-Elektrode, die mit der ersten Abtastleitung (SL1) verbunden ist, enthält, um das erste Abtastsignal (SCAN1) zu empfangen, wobei
ein j-ter horizontaler Zeitraum einen Initialisierungszeitraum und einen Abtastzeitraum der j-ten Bildpunkte enthält,
ein (j + 1)-ter horizontaler Zeitraum (j + 1H) einen Initialisierungszeitraum (Ti) und einen Abtastzeitraum (Ts) der (j + 1)-ten Bildpunkte enthält und
ein Emissionszeitraum der j-ten Bildpunkte (Pj) und ein Emissionszeitraum der (j + 1)-ten Bildpunkte (Pj + 1) zu einem Startzeitpunkt von einem (j + 2)-ten horizontalen Zeitraum gleichzeitig beginnen.

4. Anzeigevorrichtung mit organischen Leuchtdioden nach Anspruch 3, wobei während des Initialisierungszeitraums (Ti) des j-ten horizontalen Zeitraums (jH) als Antwort auf das Emissionssteuersignal (EM(j)) oder das zweite Abtastsignal (SCAN2) der erste Knoten (n1) mittels des ersten Transistors (T1) zur Bezugsspannung (Vref) initialisiert wird, der zweite Knoten (n2) mittels des zweiten Transistors (T2) und des vierten Transistors (T4) zur Bezugsspannung (Vref) initialisiert wird, der dritte Knoten (n3) mittels des vierten Transistors (T4) zur Bezugsspannung (Vref) initialisiert wird und der vierte Knoten (n4) mittels des dritten Transistors (T3) zur Bezugsspannung (Vref) initialisiert wird.

5. Anzeigevorrichtung mit organischen Leuchtdioden nach Anspruch 3 oder 4, wobei während des Abtastzeitraums (Ts), der auf den Initialisierungszeitraum (Ti) des j-ten horizontalen Zeitraums (jH) folgt, der fünfte Transistor (T5) des j-ten Bildpunktes konfiguriert ist, die Datenspannung (Data) als Antwort auf das erste Abtastsignal (SCAN1) zum vierten Knoten (n4) zu liefern.

6. Anzeigevorrichtung mit organischen Leuchtdioden nach Anspruch 3, 4 oder 5, wobei die zweiten Transistoren (T2) von dem j-ten Bildpunkt (Pj) und dem (j + 1)-ten Bildpunkt (Pj + 1) als Antwort auf das Emissionssteuersignal (EM(j)), das zum Startzeitpunkt des (j + 2)-ten horizontalen Zeitraums gleichzeitig zugeführt wird, den zweiten Knoten (n2) mit der organischen Leuchtdiode verbinden und bewirken, dass die organische Leuchtdiode Licht emittiert.

7. Anzeigevorrichtung mit organischen Leuchtdioden nach einem der vorhergehenden Ansprüche, wobei die ersten Abtastsignalstufen (SCAN1D) konfiguriert sind, einen ersten Abtasttakt (S1CLK) zu empfangen und das erste Abtastsignal (SCAN1) synchron mit einer Zeitplanung des ersten Abtasttaktes (S1CLK) auszugeben, wobei
die zweiten Abtastsignalstufen (SCAN2D) konfiguriert sind, einen zweiten Abtasttakt (S2CLK) zu empfangen und das zweite Abtastsignal (SCAN2) synchron mit einer Zeitplanung des zweiten Abtasttaktes (S2CLK) auszugeben,
die Emissionssteuersignalstufe (EMD) konfiguriert ist, einen Spannungspegel des Emissionssteuersignals (EM) zu einer Abschaltspannung zu einem Zeitpunkt, zu dem das erste Abtastsignal (SCAN1) zu einer Einschaltspannung umgekehrt wird, umzukehren, und
die Emissionssteuersignalstufe (EMD) konfiguriert ist, einen Spannungspegel des Emissionssteuersignals (EM) zu einer Einschaltspannung zu einem Zeitpunkt, zu dem ein (j + 1)-te zweites Abtastsignal (SCAN2(j + 1)) zu einer Einschaltspannung umgekehrt wird, umzukehren.

8. Anzeigevorrichtung mit organischen Leuchtdioden nach einem der vorhergehenden Ansprüche, wobei die ersten Abtastsignalstufen (SCAN1D) Folgendes enthalten:

eine j-te erste Abtastsignalstufe (SCAN1D(j)), die konfiguriert ist, ein j-tes erstes Abtastsignal (SCAN1(j)), das mit einer Zeitplanung eines i-ten ersten Abtasttaktes (S1CLK1) synchronisiert ist, auszugeben, das bei einem niedrigen Pegel während des Abtastzeitraums (Ts) des j-ten horizontalen Zeitraums eingegeben wird, wobei "i" eine natürliche Zahl ist; und
eine (j + 1)-te erste Abtastsignalstufe (SCAN1D(j + 1)), die konfiguriert ist, ein (j + 1)-tes erstes Abtastsignal (SCAN1(j + 1)), das mit einer Zeitplanung eines (i + 1)-ten ersten Abtasttaktes (S1 + 1CLK1) synchronisiert ist, auszugeben, das bei einem niedrigen Pegel während des Abtastzeitraums (Ts) des (j + 1)-ten horizontalen Zeitraums eingegeben wird, wobei

die zweiten Abtastsignalstufen (SCAN2D) Folgendes enthalten:

eine j-te zweite Abtastsignalstufe (SCAN2D(j)), die konfiguriert ist, ein j-tes zweites Abtastsignal (SCAN2(j)), das mit einer Zeitplanung eines i-ten zweiten Abtasttaktes synchronisiert ist, auszugeben, das bei einem niedrigen Pegel während des Initialisierungszeitraums (Ti) und des Abtastzeitraums (Ts) des j-ten horizontalen Zeitraums (jH) eingegeben wird; und
eine (j + 1)-te zweite Abtastsignalstufe (SCAN2D(j + 1)), die konfiguriert ist, das (j + 1)-te zweite Abtastsignal (SCAN2(j + 1)), das mit einer Zeitplanung eines (i + 1)-ten zweiten Abtasttaktes synchronisiert ist, auszugeben, das bei einem niedrigen Pegel während des Initialisierungszeitraums und des Abtastzeitraums (Ts) des (j + 1)-ten horizontalen Zeitraums (j + 1H) eingegeben wird, wobei

die Emissionssteuersignalstufe (EMD) konfiguriert ist, die j-ten Bildpunkte (Pj) und die (j + 1)-ten Bildpunkte (Pj + 1) mit dem Emissionssteuersignal (EM(j)), das eine Abschaltspannung während der Abtastzeiträume (Ts) des j-ten horizontalen Zeitraums (jH) und des (j + 1)-ten horizontalen Zeitraums (j + 1H) hält und die Einschaltspannung während des Initialisierungszeitraums (Ti) des (j + 1)-ten horizontalen Zeitraums hält, gleichzeitig zu liefern.

9. Anzeigevorrichtung mit organischen Leuchtdioden nach Anspruch 8, wobei die Emissionssteuersignalstufe (EMD) einen Multiplexer enthält, wobei der Multiplexer (Mux) Folgendes enthält:

ein erster Multiplexer-Schalter (Tm1), der eine erste Elektrode besitzt, empfängt das i-te erste Abtastsignal (SCAN1(i)), eine zweite Elektrode ist mit einem Multiplexer-Ausgangsanschluss (Nm) verbunden und eine Gate-Elektrode empfängt einen ersten Multiplexer-Takt (MCLK1); und
ein zweite Multiplexer-Schalter (Tm2), der eine erste Elektrode besitzt, empfängt das (i + 1)-te erste Abtastsignal (SCAN 1 (i + 1)), eine zweite Elektrode ist mit einem Multiplexer-Ausgangsanschluss (Nm) verbunden und eine Gate-Elektrode empfängt einen zweiten Multiplexer-Takt (MCLK2), wobei
der Multiplexer-Ausgangsanschluss (Nm) konfiguriert ist, ein Emissionsrücksetzsignal (SRO) auszugeben, und die Emissionssteuersignalstufe (EMD(j)) konfiguriert ist, das Emissionssteuersignal (EM(j)) bei einem Ausschaltpegel auszugeben, wenn das Emissionsrücksetzsignal (SRO) von einem hohen Pegel zu einem niedrigen Pegel wechselt.

10. Anzeigevorrichtung mit organischen Leuchtdioden nach einem der vorhergehenden Ansprüche, wobei die Emissionssteuersignalstufe (EMD) konfiguriert ist, einen Endtakt (EndCLK) zu empfangen, der während des Initialisierungszeitraums (Ti(j + 1)) und des Abtastzeitraums (Ts(j + 1)) von einem horizontalen Zeitraum ausgegeben wird, und konfiguriert ist, das Emissionssteuersignal (EM) zu einem Einschaltpegel zu einem Zeitpunkt, zu dem der Endtakt (EndCLK) eingegeben wird, umzukehren.

11. Anzeigevorrichtung mit organischen Leuchtdioden nach einem der vorhergehenden Ansprüche, wobei die Emissionssteuersignalstufe (EMD) konfiguriert ist, das Emissionssteuersignal (EM) zu einem Einschaltpegel zu einem Zeitpunkt, zu dem das (j + 1)-te zweite Abtastsignal (SCAN2(j + 1)) zu einem Einschaltspannungspegel umgekehrt wird, umzukehren.

Revendications

1. Affichage à diodes électroluminescentes organiques comprenant :

une zone d'affichage (100A), dans laquelle des premières lignes de balayage (SL1), des deuxièmes lignes de balayage (SL2) et des lignes d'émission (EML) sont disposées pour être en intersection avec des lignes de données (DL), et des pixels (Pj) sont disposés dans une matrice ;
un circuit d'attaque de données (120) configuré pour fournir une tension de données (Data) aux lignes de données (DL) ; et
un registre de déplacement (140) configuré pour fournir un premier signal de balayage (SCAN1(j)) aux premières lignes de balayage (SL1(j)), fournir un deuxième signal de balayage (SCAN2(j)) aux deuxièmes lignes de balayage (SL2(j)), et fournir un signal de commande d'émission (EM(j)) aux lignes d'émission (EM),
dans lequel le registre de déplacement (140) comprend :

une paire de premiers étages de signal de balayage (SCAN1D(j), SCAN1D(j+1)) configurée pour fournir

séquentiellement le premier signal de balayage (SCAN1) à des pixels (Pj, Pj+1) agencés sur deux lignes horizontales adjacentes (HLn, HLn+1) ;
une paire de deuxièmes étages de signal de balayage (SCAN2D(j), SCAN2D(j+1)) configurée pour fournir séquentiellement le deuxième signal de balayage (SCAN2) aux pixels (Pj, Pj+1) agencés sur les deux lignes horizontales adjacentes (HLn, HLn+1) ; et
un étage de signal de commande d'émission (EMD(j)) configuré pour fournir simultanément le signal de commande d'émission (EM(j)) aux pixels (Pj, Pj+1) agencés sur les deux lignes horizontales adjacentes (HLn, HLn+1) ;

dans lequel un premier étage (SCAN1D(j)) de la paire de premiers étages de signal de balayage et un deuxième étage (SCAN2D(j+1)) de la paire de deuxièmes étages de signal de balayage sont disposés sur l'un d'un côté gauche ou droit de la zone d'affichage (100A), et un premier étage (SCAN2D(j)) de la paire de deuxièmes étages de signal de balayage et un deuxième étage (SCAN1D(j+1)) de la paire de premiers étages de signal de balayage sont disposés sur l'autre du côté gauche ou droit de la zone d'affichage (100A).

2. Affichage à diodes électroluminescentes organiques selon la revendication 1, dans lequel une tension de référence (Vref) est fournie aux pixels (Pj, Pj+1) en réponse au signal de commande d'émission (EM(j)) au cours d'une période d'initialisation (Ti) avant une période d'échantillonnage de tension de seuil (Ts), et dans lequel le signal de commande d'émission (EM(j)) ayant un niveau de tension d'activation est fourni simultanément aux j-ièmes pixels (Pj) et aux (j+1)-ièmes pixels (Pj+1) au cours d'une période d'initialisation (Ti(j+1) des (j+1)-ièmes pixels.

3. Affichage à diodes électroluminescentes organiques selon l'une quelconque des revendications précédentes, dans lequel des pixels agencés sur une j-ième ligne horizontale (HL) sont définis en tant que j-ièmes pixels (Pj), où j est un nombre naturel,
dans lequel chacun des j-ièmes pixels (Pj) et chacun des (j+1)-ièmes pixels (Pj+1) comprennent :

un transistor d'attaque (DT) comprenant une électrode de grille reliée à un premier noeud (n1), une électrode de source reliée à un deuxième noeud (n2), et une électrode de drain reliée à une borne d'entrée d'une tension de haut potentiel (Vdd) ;
un premier transistor (T1) relié entre le premier noeud (n1) et le deuxième noeud (n2), le premier transistor (T1) comprenant une électrode de grille reliée à la deuxième ligne de balayage (SL2) pour recevoir le deuxième signal de balayage (SCAN2) ;
un deuxième transistor (T2) relié entre le deuxième noeud (n2) et un troisième noeud (n3) correspondant à une électrode d'anode d'une diode électroluminescente organique, le deuxième transistor (T2) comprenant une électrode de grille reliée à la ligne d'émission (EM) pour recevoir le signal de commande d'émission (EM(j)) ;
un troisième transistor (T3) relié entre un quatrième noeud (n4) et une borne d'entrée d'une tension de référence (Vref), le troisième transistor (T3) comprenant une électrode de grille reliée à la ligne d'émission (EM) pour recevoir le signal de commande d'émission (EM(j)) ;
un quatrième transistor (T4) relié entre le troisième noeud (n4) et la borne d'entrée de la tension de référence (Vref), le quatrième transistor (T4) comprenant une électrode de grille reliée à la deuxième ligne de balayage (SL2) pour recevoir le deuxième signal de balayage (SCAN2) ;
un condensateur de stockage (Cst) relié entre le premier noeud (n1) et le quatrième noeud (n4) ; et
un cinquième transistor (T5) relié entre le quatrième noeud (n4) et la ligne de données (DL) à laquelle il est fourni la tension de données (Data), le cinquième transistor (T5) comprenant une électrode de grille reliée à la première ligne de balayage (SL1) pour recevoir le premier signal de balayage (SCAN1),
dans lequel une j-ième période horizontale comprend une période d'initialisation et une période d'échantillonnage des j-ièmes pixels,
dans lequel une (j+1)-ième période horizontale (j+1H) comprend une période d'initialisation (Ti) et une période d'échantillonnage (Ts) des (j+1)-ièmes pixels, et
dans lequel une période d'émission des j-ièmes pixels (Pj) et une période d'émission des (j+1)-ièmes pixels (Pj+1) commencent simultanément à un point de temps de début d'une (j+2)-ième période horizontale.

4. Affichage à diodes électroluminescentes organiques selon la revendication 3, dans lequel, au cours de la période d'initialisation (Ti) de la j-ième période horizontale (jH), en réponse au signal de commande d'émission (EM(j)) ou au deuxième signal de balayage (SCAN2), le premier noeud (n1) est initialisé à la tension de référence (Vref) par l'intermédiaire du premier transistor (T1), le deuxième noeud (n2) est initialisé à la tension de référence (Vref) par l'intermédiaire du deuxième transistor (T2) et du quatrième transistor (T4), le troisième noeud (n3) est initialisé à la tension de référence (Vref) par l'intermédiaire du quatrième transistor (T4), et le quatrième noeud (n4) est initialisé

à la tension de référence (Vref) par l'intermédiaire du troisième transistor (T3).

5. Affichage à diodes électroluminescentes organiques selon la revendication 3 ou 4, dans lequel, au cours de la période d'échantillonnage (Ts) suivant la période d'initialisation (Ti) de la j-ième période horizontale, le cinquième transistor (T5) du j-ième pixel est configuré pour fournir la tension de données (Data) au quatrième noeud (n4) en réponse au premier signal de balayage (SCAN1).

6. Affichage à diodes électroluminescentes organiques selon la revendication 3, 4 ou 5, dans lequel les deuxièmes transistors (T2) du j-ième pixel (Pj) et du (j+1)-ième pixel (Pj+1) relient le deuxième noeud (n2) à la diode électroluminescente organique en réponse au signal de commande d'émission (EM(j)), qui est simultanément fourni au point de temps de début de la (j+2)-ième période horizontale, et amènent la diode électroluminescente organique à émettre une lumière.

7. Affichage à diodes électroluminescentes organiques selon l'une quelconque des revendications précédentes, dans lequel les premiers étages de signal de balayage (SCAN1D) sont configurés pour recevoir une première horloge de balayage (S1CLK) et délivrer le premier signal de balayage (SCAN1) en synchronisation avec un timing de la première horloge de balayage (S1CLK),
dans lequel les deuxièmes étages de signal de balayage (SCAN2D) sont configurés pour recevoir une deuxième horloge de balayage (S2CLK) et délivrer le deuxième signal de balayage (SCAN2) en synchronisation avec un timing de la deuxième horloge de balayage (S2CLK),
dans lequel l'étage de signal de commande d'émission (EMD) est configuré pour inverser un niveau de tension du signal de commande d'émission (EM) à une tension de désactivation à un point de temps, auquel le premier signal de balayage (SCAN1) est inversé à une tension d'activation, et
dans lequel l'étage de signal de commande d'émission (EMD) est configuré pour inverser un niveau de tension du signal de commande d'émission (EM) à une tension d'activation à un point de temps, auquel un (j+1)-ième deuxième signal de balayage (SCAN2(j+1)) est inversé à une tension d'activation.

8. Affichage à diodes électroluminescentes organiques selon l'une quelconque des revendications précédentes, dans lequel les premiers étages de signal de balayage (SCAN1D) comprennent :

un j-ième premier étage de signal de balayage (SCAN1D(j)) configuré pour délivrer un j-ième premier signal de balayage (SCAN1(j)) synchronisé avec un timing d'une i-ième première horloge de balayage (S1CLK1), qui est entré à un bas niveau au cours de la période d'échantillonnage (Ts) de la j-ième période horizontale, où « i » est un nombre naturel ; et
un (j+1)-ième premier étage de signal de balayage (SCAN1D(j+1)) configuré pour délivrer un (j+1)-ième premier signal de balayage (SCAN1(j+1)) synchronisé avec un timing d'une (i+1)-ième première horloge de balayage (S1+1CLK1), qui est entré à un bas niveau au cours de la période d'échantillonnage (Ts) de la (j+1)-ième période horizontale,
dans lequel les deuxièmes étages de signal de balayage (SCAN2D) comprennent :

un j-ième deuxième étage de signal de balayage (SCAN2D(j)) configuré pour délivrer un j-ième deuxième signal de balayage (SCAN2(j)) synchronisé avec un timing d'une i-ième deuxième horloge de balayage, qui est entré à un bas niveau au cours de la période d'initialisation (Ti) et de la période d'échantillonnage (Ts) de la j-ième période horizontale (jH) ; et
un (j+1)-ième deuxième étage de signal de balayage (SCAN2D(j+1)) configuré pour délivrer le (j+1)-ième deuxième signal de balayage (SCAN2(j+1)) synchronisé avec un timing d'une (i+1)-ième deuxième horloge de balayage, qui est entré à un bas niveau au cours de la période d'initialisation (Ti) et de la période d'échantillonnage (Ts) de la (j+1)-ième période horizontale (j+1H),

dans lequel l'étage de signal de commande d'émission (EMD) est configuré pour fournir simultanément les j-ièmes pixels (Pj) et les (j+1)-ièmes pixels (Pj+1) avec le signal de commande d'émission (Em(j)), maintenant une tension de désactivation au cours des périodes d'échantillonnage (Ts) de la j-ième période horizontale (jH) et de la (j+1)-ième période horizontale (j+1H), et maintenant la tension d'activation au cours de la période d'initialisation (Ti) de la (j+1)-ième période horizontale.

9. Affichage à diodes électroluminescentes organiques selon la revendication 8, dans lequel l'étage de signal de commande d'émission (EMD) comprend un multiplexeur, dans lequel le multiplexeur (Mux) comprend :

un premier commutateur de multiplexeur (Tm1) comportant une première électrode recevant le i-ième premier signal de balayage (SCAN1(i)), une deuxième électrode reliée à une borne de sortie de multiplexeur (Nm) et une électrode de grille recevant une première horloge de multiplexeur (MCLK1) ; et
un deuxième commutateur de multiplexeur (Tm2) comportant une première électrode recevant le (i+1)-ième premier signal de balayage (SCAN1(i+1)), une deuxième électrode reliée à la borne de sortie de multiplexeur (Nm) et une électrode de grille recevant une deuxième horloge de multiplexeur (MCLK2),
dans lequel la borne de sortie de multiplexeur (Nm) est configurée pour délivrer un signal de réinitialisation d'émission (SRO), et
dans lequel l'étage de signal de commande d'émission (EMD(j)) est configuré pour délivrer le signal de commande d'émission (EM(j)) à un niveau de désactivation lorsque le signal de réinitialisation d'émission (SRO) change d'un haut niveau à un bas niveau.

10. Affichage à diodes électroluminescentes organiques selon l'une quelconque des revendications précédentes, dans lequel l'étage de signal de commande d'émission (EMD) est configuré pour recevoir une horloge de fin (EndCLK), qui est délivrée au cours de la période d'initialisation (Ti(j+1)) et de la période d'échantillonnage (Ts(j+1)) d'une période horizontale, et est configuré pour inverser le signal de commande d'émission (EM) à un niveau d'activation à un point de temps, auquel l'horloge de fin (EndCLK) est entrée.

11. Affichage à diodes électroluminescentes organiques selon l'une quelconque des revendications précédentes, dans lequel l'étage de signal de commande d'émission (EMD) est configuré pour inverser le signal de commande d'émission (EM) à un niveau d'activation à un point de temps, auquel le (j+1)-ième deuxième signal de balayage (SCAN2(j+1)) est inversé à un niveau de tension d'activation.

FIG. 1


110
RGB, DDC
120
DLm
130
P
HL1
140
HLn
100A
100B
100
VSS, VDD, Vref, Vini
SL1(n)
EML(n)
SL2(n)

FIG. 2


Data
VDD
T5
n4
Cst
n1
DT
T1
n2
SCAN1
SL1
EM
EML
T3
T2
SCAN2
SL2
T4
n3
Vref

FIG. 3


SCAN2D(j)
SCAN2(j)
SCAN1D(j)
SCAN1(j)
EMD(j)
EM(j)
SL1(j)
SL2(j)
EML(j)
MUX[j]
SCAN2D(j+1)
SCAN1D(j+1)
SCAN1(j+1)
SL1(j+1)
SL2(j+1)
EML(j+1)

FIG. 4


MCLK1
SCAN1(j)
Tm1
Nm
SRO
MCLK2
SCAN1(j+1)
Tm2

FIG. 5



FIG. 6


jH
(j+1)H
S1VST
S1CLK1
S1CLK2
S1CLK3
S1CLK4
S2VST
S2CLK1
S2CLK2
S2CLK3
S2CLK4
MCLK1
MCLK2
EndCLK
SRO
SCAN1 [j]
SCAN2 [j]
SCAN1 [j+1]
SCAN2 [j+1]
EM [j]
Th[j]
Te[j]
Ts[j]
Th[j+1]
Te[j+1]
Ts[j+1]
Ti[j]
Ti[j+1]

FIG. 7


P(j)
SCAN2D(j)
SCAN2(j)
SCAN1D(j)
SCAN1(j)
SL1(j)
SL2(j)
EM(j)
EML(j)
MUX[j]
P(j+1)
SCAN2D(j+1)
SCAN1D(j+1)
SCAN1(j+1)
SL1(j+1)
SL2(j+1)
EML(j+1)
EMD(j)
P(j+2)
SCAN2D(j+2)
SCAN1D(j+2)
SCAN1(j+2)
SL1(j+2)
SL2(j+2)
EML(j+2)

FIG. 8



FIG. 9



FIG. 10



FIG. 11


SCAN2D(j)
P(j)
EMD(j)
SCAN1D(j)
SCAN2D(j+1)
P(j+1)
SCAN1D(j+1)

FIG. 12


SCAN2D(j)
P(j)
EMD(j)
SCAN1D(j)
SCAN1D(j+1)
P(j+1)
SCAN2D(j+1)

REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- EP 1653434 A1 **[0004]**
- US 2013314308 A1 **[0004]**
- KR 20150069773 A **[0004]**

专利名称(译)	有机发光二极管显示器		
公开(公告)号	EP3176773B1	公开(公告)日	2018-10-17
申请号	EP2016201677	申请日	2016-12-01
[标]申请(专利权)人(译)	乐金显示有限公司		
申请(专利权)人(译)	LG DISPLAY CO. , LTD.		
当前申请(专利权)人(译)	LG DISPLAY CO. , LTD.		
[标]发明人	KIM DAEKU KWANG HEEKWANG LEE CHOOGHOON JUNG YOONJOON		
发明人	KIM, DAEKU KWANG, HEEKWANG LEE, CHOOGHOON JUNG, YOONJOON		
IPC分类号	G09G3/3266 G09G3/3233 G09G3/3275		
优先权	1020150169907 2015-12-01 KR		
其他公开文献	EP3176773A2 EP3176773A3		
外部链接	Espacenet		

摘要(译)

讨论了有机发光二极管显示器。有机发光二极管显示器包括显示区域，其中第一扫描线，第二扫描线和发射线设置为与数据线交叉，像素以矩阵布置，数据驱动器向数据线提供数据电压移位寄存器，向第一扫描线提供第一扫描信号，向第二扫描线提供第二扫描信号，以及向发射线提供发射控制信号。移位寄存器包括：第一扫描信号级，顺序地将第一扫描信号提供给布置在两个相邻水平线上的像素;第二扫描信号级，顺序地将第二扫描信号提供给像素;以及发射控制信号级，同时提供发射控制信号，像素。

[Equation 1]

$$Ioled = (k/2)(Vsg-Vth)^2 = (k/2)(VDD-VDD+Vth+Vdata-Vref-Vth)^2$$

$$= (k/2)(Vdata-Vref)^2$$