

(19)
(12)

(KR)
(B1)

(51) 。 Int. Cl. ⁷
G09G 3/36

(45)
(11)
(24)

2002 07 24
10 - 0346096
2002 07 08

(21) 10 - 2000 - 0043652
(22) 2000 07 28

(65) 2001 - 0015460
(43) 2001 02 26

(30) 11 - 213254 1999 07 28 (JP)

(73) 가 가

가 22 22

(72) 가 가 227 - 1 가 - 201

(74)

•

(54)

OFF

1

$$1 \quad 1 \quad (100)$$

2

3 (100)

4 1 (1000)

5 2 (200)

6 (200)

7 3 (300)

8 (300)

9

10a 10b /

11 (4000)

12 (900)

13 (910)

14

15 1 (920)

16 15

11 (4500), 11 (4000) ,
 (4500) X (4500) Y (4100),
 (4300), Y (4100) X (4200), Y (4100) X (4200) (4
 400)

12 (900) , (VEE) 12 (900)
 (R1,R2,...,Rn) (900) (GND) (R1 Rn) , (VEE)
 (GND) , , (V0 V4)

OA4) (GND) 13 (OA0,OA1,...OA4) 13 (910) (R1 Rn), (VEE) (OA0,OA1,...,
 (OA) (910) (VEE) (GND) ,
 (OA) ,
 (OA) 4 (Q91,Q92,Q93,Q94,Q95) (Q91,Q92,
 Q95) PMOS (Q93 ,Q94) NMOS
 (Q91) (N)(13 " - ") , (Q92)
 (P)(13 "+")
 (Q93,Q94) (GND) (Q95) (BIAS)
 (Q95) (VEE)
 (Q91,Q92) (Q95) (Q91,Q92)
 (OA) (Q96,Q97) (C0) (Q97) NMOS
 (Q96) PMOS (Q97) (Q94)
 (OUT)
 (Q96) (VEE) (OUT) (B
 IAS) (Q96)
 (C0) (Q97)
 , 가 , 가 , 가
 (Q910) (OA)
 가
 (Q910) , , 가,
 55 - 146487 (, 1)
 1 15 15 (920)
 , MOS
 (920) (R1 R8), (OA1 OA4), (Q1 Q4), (E) (E)
 (Z0) (Z3) (R1 R3) (Z0,Z3) (R1 R3)
 (- E = - V3) 3 (- V1, - V2)
 (R4 R8) (Z0,Z3) (R4 R8) (- V1, - V2)
 (- VH1, - VL1), (- VH2, - VL2) ((1) (4))

$$-V_{H1} = -V_1 + \Delta V \dots (1)$$

$$-V_{L1} = -V_1 - \Delta V \dots (2)$$

$$-V_{H2} = -V_2 + \Delta V \dots (3)$$

$$-V_{L2} = -V_2 - \Delta V \dots (4)$$

((1) (4)) , ΔV .

(920) (" - ") (- V_{H1}) (" + ") (- V_1)
 (OA1), (- V_1) (Z1) (- V_3) (Z3)
 (OA1) (Q2) . (Q2) NM
 OS . (- V_1) (- V_{H1}) , (Q2)가 ON . ,

(920) (" - ") (- V_{L1}) (" + ") (- V_1)
 (OA2), (V0) (OA2) (Z
 1) (Z0) (Q1) . (Q1) PMOS . (- V
 1) (- V_{L1}) , (Q1)가 ON . ,

(920) (" - ") (- V_{H2}) (" + ") (- V_2)
 (OA3), (- V_2) (Z2) (Z3)
 (OA3) (Q4) . (Q4) NMOS .
 (- V_2) (- V_{H2}) , (Q4)가 ON . ,

(920) (" - ") (- V_{L2}) (" + ") (- V_2)
 (OA4), (Z2,Z0) (OA4)
 (Q3) . (Q3) PMOS . (- V_2) (- V_L
 2) , (Q3)가 ON . ,

, (- V_1) (- V_2) $2 \times \Delta V$.
 , ((R4 R8)) .
 (R4 R8) 가 , (R4 R8) 가 ,
 , 가 .

, (920) . 15 16

16 (920) , , 16 (V4)
 (5) 16 (94), (OA1,OA2),
 (94) (Va,Vb)
 (5) (Q100,Q200) (Q100) PMOS (Q200)
 NMOS
 (Q100) (VEE) (Q200) (GND)
 (OA1) (Q100) (OA2) (Q200) (V4)
 (OA1,OA2) ("+") (V4) (OA1)
 (" - ") (Va) , (OA2) (Vb)
 (OA1,OA2) 14 14 (OA)
 (ΔVth)

16 , (OA1,OA2)
 (94) (Va - Vb)

1 100mV 60mV

1

[1]

	[br/]			
[br/](OA1)	Va = 1.1V	1.085V	- 15mV	60mV
[br/](OA2)	Vb = 1.0V	1.025V	+ 25mV	

1 ,
 (5) (Q100,Q200)가 , 가
 (Q100,Q200)가 ON
 가 , (V4)
 가 , ON 가

ON/OFF가

가 ON 1 2
1 2 OFF

4 3 4 3 4

3 3

가

가

가 가

ON/OFF가

가 ON 1 2
1 2 OFF

4 3 4 3 4

3

3

(1)

1 (100) 1 2 1 (100)
 , 2 1 1
 (100) , (4), (4) (1,2),
 (3), (5)

(4)
 (Vna,Vnb)

(R)

(5) (Q100,Q200) (Q200) PMOS (Q200)
 0) NMOS

(Q100) (VEE) (Q200) (GND)
 (Q100) (2) (Q200) (Q200) (1)
 (Q100) (Q200) (Vn)
 (Z)

(1,2) , (Z) (Vn) 가 (1)
 (" - ") (Vna) , (2) (Vnb)

(3) (Q300) (Q300) NMOS (Q300)
 (GND)가 가 (1)
 (Q300) (2)

2 , (1) , (20a), (30a) (C)
 (2) (20b), (30b) (C) (20a,20b)
 (30a,30b) (20)
 (30a,30b) (30)

2 , N (1 " - ") , P (1 "+")
 BIAS , OUT

(20) (Tp1,Tp2,Tp3,Tn1,Tn2) (Tp1,Tp2,Tp3) PMOS
 , (Tn1,Tn2) NMOS (Tp1,Tp2)

(Tp1) (P) (N) (Z) (Vn) (Vna Vnb) (Tp2)
 (Tn1,Tn2) (Tp1,Tp2) (GND)
 (Tp3) (BIAS) (Tp1,Tp2)
 (Tp3) (VEE) (Tp1,Tp2)
 (Tp3)
 (30) (Tn3,Tp4) (Tn3) NMOS (Tp4)
 PMOS (Tn3) (20) (Tp2)
 (OUT)
 (5) (Tn3) (Tp2) (Q200 Q100) (OUT)
 (Tp4) (VEE) (OUT)
 (BIAS) (Tp4)
 (Tn3) (C)
 (Tp2) (P) (Vn) (Vna)
 (Tn3) (N) (Tp1)
 ((Tn1,Tn2))
 na), (P) (Vn) (N) (Vna) (VnV
 (N) (Tn3) (Vna) (Vn < Vna), (P) (Tn3) (Vn) 가
 (Tp4) (Tn3) (BIAS) (OUT)
 (Vn) (5) (Q100 ,Q200) ON
 (Vn) (Vna) (5) (Q200) ON
 (1,2) (4) (R)
 (Vna - Vnb) (3) (Q100,Q200)
 (3) (GND) (2) (3) (Tp2) (Q300)
 (1) (OUT) (300)
 (30b) (Tn3) (20b) (Tp
 2))

(2) (OUT) (Q100)가 ON (, (2)
(Tn3)가 ON , (Tp4,Tn3) 가), LSI
(Q300) (Tn3) ON .

(Q300)가 ON , (Q200) (1) (OUT)
. (Q200) OFF . , (3) , (5)
(Q100,Q200)가 ON (Q200)가 OFF
(Q100)가 ON , .

1 (1,2) (4)
(R) (Vna - Vnb) , (3)
(5) (Q100,Q200) 가 .

(150) 3 3
(R#1,R#2,...,R#n) (4),
(1,2), (5#1,5#2,...,5#n)
(3#1,3#2,...,3#n) .

(5#1,5#2,...,5#n) (Q100,Q200) . (V1,V2,...,Vn)
(Q100,Q200)
(3#1~3#n) (Q300)
.

4 (100) . 4 (1000)
(1500),
Y (1100), (1500)
00) X (1200) (1300), (1400) X (1200), Y (11
(100) , Y (1100) X (1200) . (1400)
가 (1400) ,
가 .

(2)

5 6 2 (200) . 5 (200)
, 6 5
200) , (4), (4) (21,22), (IV1),
(3), (25) .

(IV1) (CONT) (CONTB) .

(25) (5) 가 (Tp102 ,Tn101) . (Tp102) P
MOS , (Tn101) NMOS .

(Tp102) (Q100) (Vn) (Z)
(CONTB)가 (Tn101) (Z) (Q200) ,
(CONT)가 .

(21,22) , (Z) (Vn) ("+")가 .
 (21) (" - ") (Vna) , (22)
 (Vnb) . (21,22) (CONTB)가 .

6 , (21) (120a), (130a), (C) (Tn1
 00) . (22) (120b), (130b), (C) (Tn100)
 . (120a,120b) , (130a,130b) . (120a,120b) (120) , (130a,130b) (130) .

6 , N (5 " - ") , P (5 "+") ,
 BIAS , OUT .

(120) (20) 가 (Tp100) . (Tp100)
 PMOS . (20) (Tp1,Tp2,Tn1,Tn2) 1
 . (Tp100) (Tp3) (Tp1,Tp2)
 . (Tp100) (CONTB)가 .

(Tp101) PMOS (130) (30) 가 (Tp101) .
 (Tp101) (Tp4) (OUT) . (Tp101)
 (CONTB)가 .

100) , 2 , 1 가 , (Tp3,Tp4,Q
 ((Tp100,Tp101,Tp102))
 (CONTB)가 (CONTB)가 H ((CONTB)가 H
 (CONT) L), (Tp100,Tp101,Tp102) OFF .

(Tn100) (Tp100,Tp101,Tp102) 가 (Tn101) , (Q200)
 (Tn3) .

, (Tn100) (Tn3) ,
 (CONTB)가 . (Tn101) (CONTB)가 .

, (CONTB)가 H ((CONT) L), (Tn101) OFF ,
 (25) . (Tn100) ON , (Tn3)
 , (Tn3) OFF . (130)

130,25) , (CONT)((CONTB)) ON/OFF , ((CONTB)가 H/L ,
 , , ,
 , (200)가 , (CONT,CONTB)가 .

4 (1400) (200) . ,

(3)

7 8 3 (300) 7 (300)

(300) 8 (34), 7 (34) 3 (31,32),

(33) (35) .

(34)

(Vna,Vnb) (R) .

(35) (Q400,Q500) (Q400) PMOS (Q500)

00) NMOS .

(Q400) (VEE) (Q500) (GND)

(Q400) (31) (Q500)

(32) (Q400,Q500) (Vn) (Z)

(31,32) (Z) (Vn) ("+")가 (

31) (" - ") (Vnb) (32) (V

na)

(33) (Q600) (Q600) PMOS

(Q600) (VEE) (31) .

(32)

8 (31) (220a) (230a) (32)

(220b) (230b) (220a,220b) (230a,2

30b) (220a,220b) (220) (230a,23

0b) (230) .

8 , N (7 " - ") , P (7 "+") ,

BIAS , OUT .

(220) (Tp11,Tp12,Tn11,Tn12,Tn13) (Tp11,Tp12) PMOS

(Tn11 ,Tn12,Tn13) NMOS .

(Tn11) (N) (Vna Vnb) (Tn

12) (P) (Z) (Vn) .

(Tp11,Tp12) (VEE) .

(Tn13) (BIAS)

(Tn13) (GND) (Tn11,Tn12)

(Tn13) (Tn11,Tn12)

(230) (Tp13,Tn14) (Tn14) NMOS (T
 p13) PMOS (Tp13) (VEE) (O
 UT) (220) (Tn12)

(Tp13) (Tn12) (3
 5) (Q400 Q500) (OUT)

(Tn14) (GND) (OUT)
 (BIAS)

(33) (Q600) (230b) (Tp13)
 (220b) (Tn12)

3 NMOS 1 NMOS 가 PMOS 1 PMOS
 (Tni→Tp1i, Tpi→Tn1i : i=1,2,...) 1

(32) (OUT) (Q500)가 ON (, (32)
 (Tp13)가 ON (Tp13 ,Tn14) 가
 (Q600) (Tp13) ON

(Q600)가 ON (Q400) (31) (OUT)
 (Q400) OFF

, 3 (33) , (35) (Q400,Q500)가 ON

(300)가

, 4 (1400) (300) 1
 가 , 가

1, 2 3 (Vn)(n=0,1,2,3...) (15 R1~R3)
 (920)
 (Vn)

가

,

,

,

, 가 가 가

ON/OFF 9 (400), (410)
 (410) (400) (420) OFF (400) (

410) (420) (410) OFF

OFF ON , (400) (410) , (410)
 (400) (430)
 (VEE) , (440) ()
 (440) (410) (450) ,

10a , , OFF ON (0 VEE) ,
 (T0) VEE , (Vna - Vnb)
 (3,33) 가 , PMOS NMOS
 ON , 가 ON/OFF ,
 가

, (440) (100~300)

, 10b OFF ON
 (T0) (CONT) L , (CON
 T) H (200)가 ,

ON ,

가 , LSI 가 ,
 IC , IC

(57)

1.

가 가 ,

;

;

ON/OFF가 ;

2.

1 ,

,

,

1 2 ,

가 ON	1	2
가 ON	1	2

OFF .

3.

2

,

1 ,

2

$$\begin{matrix} & 1 \\ 1 & \end{matrix},$$

1

2

2

$$\begin{array}{cc} 1 & 2 \\ & 2 \end{array}$$

1

1 2

•

4.

1 ,

•

5.

2

3

4

3 4 ,

3 4

6.

2

3

3

7.

가

가

ON/OFF

8.

7

1 2

1 2

가 ON

1 2

OFF

9.

8 ,

,

1 ,

2 ,

1

1 ,

2

2 ,

1 2 1 2

2 .

10.

7 ,

.

11.

8 ,

3 ,

4 ,

3 4 ,

3 4 .

12.


8 ,

,


3 ,

,


3




2




3




4




5




6




7




8




9



10a




10b




11

종래의 기술




12

종래의 기술




13

종래의 기술




14

종래의 기술




15

종래의 기술



16

종래의 기술



专利名称(译)	一种用于产生中间电压的电源电路和液晶显示器		
公开(公告)号	KR100346096B1	公开(公告)日	2002-07-24
申请号	KR1020000043652	申请日	2000-07-28
[标]申请(专利权)人(译)	夏普株式会社		
申请(专利权)人(译)	夏普株式会社		
当前申请(专利权)人(译)	夏普株式会社		
[标]发明人	KAJIHARA NORIYUKI		
发明人	KAJIHARA,NORIYUKI		
IPC分类号	G09G3/36		
代理人(译)	LEE，金泰熙		
优先权	1999213254 1999-07-28 JP		
其他公开文献	KR1020010015460A		

摘要(译)

该电源电路包括产生电压参考电路的参考电压产生器，根据运算放大器的输出端，运算放大器的两个运算放大器，接收第二参考电压和中间电压用于接收第一基准电压和所述中间电压ON /一个输出缓冲器，包括一对晶体管，其晶体管的OFF被控制并产生一个中间电压，和以及用于防止提供给输出缓冲器中的一对晶体管的直通电流的直通电流防止电路。当一对晶体管中的一个导通时，直通电流防止电路工作以关断另一个晶体管。因此，直通电流不会流过这对晶体管。 度1

