

(19) (12) (KR) (A)

(51) 。 Int. Cl.⁷
G09G 3/36
G09G 3/20

(11)
(43)

10-2004-0064289
2004 07 16

(21) 10-2004-7008059
(22) 2004 05 27
2004 05 27

(86) PCT/IB2002/005051
(86) 2002 11 29

(87)
(87)

WO 2003/046880
2003 06 05

(30) JP-P-2001-00366231 2001 11 30 (JP)
JP-P-2002-00105744 2002 04 08 (JP)

(71) -5621 1


(72) -5656 6

(74)

:

(54)

rode driving circuit)(50) , (a column elect
A₆₃) (V₀ V₆₃) 가 (A₀
(2) (A₀ A₆₃)
(#0 #63) (30 30x)
(2) (A₁ - A₃ , ..., A₅₆ - A₅₈ , A₆₀ - A₆
)
(A₀ , A₄ , ..., A₅₅ , A₅₉ , A₆₃) (30-30x)



(a column electrode driving circuit)

가 , () 가
 가 .
 가 TFT TFT()가 TFT
 (scanning line) 가 TFT TFT 가
 (가) TFT TFT 가
 가

가
1 가 가 가 가
가 가



가 (forced mode)

(sub-mode)

가

가

가 /

(interval)
가

(rank)

(an input bit train)

(image point)

가

가

가

가

2

(relay)

1

2

3 1

4 1

5

6 16

7 6 가

8 4

9 8 16

10 8 6 가

11
(ranking)

12 8 4

13 12 16

14 12 6 가

15

16

17

18 17

19 3

20 2

21 1

22

23

24 22 23

25

26

27

28

29

1

1 , 가 (10) (TFT)(21)가 LCD (20)

(20) , TFT(21) Y X . TFT(21)
가


, TFT(21) . TFT(21) 가 (23)

(20) (gap) 가 (25) . TFT(21)
21) () (23) . TFT
가 . (25)

() . LCD

(10) (30), (40), (50)
(60)가

(30) (R) , (G) , (B) ,
) CLK SYNC (CLK
SYNC (30) ' ' SYNC R,G,B (30) CLK
(50) , (30) CLK



4, () R₀ R₆₃ (40)(1) V_s
 (tapping) V₀ V₆
 3 (1.0 A₀ A₆₃)
 #0,#1,...#63

(2) 가 V_p가
 (40) V_p가 4 A
 0, A₄, ..., A₅₅, A₅₉, A₆₃ A₁ A₃, ..., A₅₆
 A₅₈ A₆₀ A₆₂가 SW₁ SW₃, ..., SW₅₆ SW₅₈ SW₆₀ SW₆₂
 C₀ 4_s (200) 4_f
 AND AND (201)
 16 V₀ V₄, ..., V₅₅, V₅₉, V₆₃
 가 (48) V₀, V₄, ..., V₅₅, V₅₉, V₆₃가
 V₁ V₃, ..., V₅₆ V₅₈ V₆₀ V₆₂가 가

64

(2) , 4_f가 가 (20) 4_s
 64 가 C₀ () 가 #0,#4,...,#
 55,#59,#63 #1 #3,...,#56 V₁ #58 V₃, ..., V₅₆ #60 #62 V₅₈ V₆₀ V₆₂

16

4_f가 가 16 , C₀ () 가 , 4
 s 가 가 가 #0,
 A₀, A₄, ..., A₅₅, A₅₉, A₆₃ 가 , 16 #0,
 #4,...,#55,#59,#63

4_f가 C₀ 가 , 가 , 16
 가 가 (2)가 가 , (30 30x) 2
 (50)

64 , '가 ' 6 가
 6 Q₀, Q₁, Q₂, Q₃, Q₄, Q₅가 LSB MSB 가
 5 (ranking number)

, 64 , (2)
 (30 30x)

(30 30x) 5 가 #0 Dn #63 (full shade) 64 , 6

16 (6). Dn '가 6 4 가

4 64 Q₃, Q₂, Q₁ Q₀ 64 Q₃ Q₂ LSB MSB

가 (). 가

16 (7). Dn 6 7 가

4 64 Q₅, Q₄, Q₃ Q₂ MSB L

가 (). 7 가

16 '가 6 Q₃ Q₂

4 가 가 , , 16

16 / 16 (2)

A₀, A₄, ..., A₅₅, A₅₉, A₆₃ 가 16

#0, #4, ..., #55, #59, #63 (30 30x) 6 7 16 Dn #0, #4, ..., #55

, #59, #63 16 4

가

(50) , , 가 ,

가 , 가 ,

2 가 ,

6 7 #63 64 16 , #

0 (ranking) 2

2 16 8

(2') 4 가

8 가 . , A₆₃ 가 A₆₃

63 4 V₆₃ 9 10

6 7 , 9 10 Dn

MSB ('11' Q₃, Q₂, Q₁ Q₀ : maximum-base lower-order bit fixed format). 10

16 Q₅, Q₄, Q₃, Q₂, Q₁ Q₀ Q₅, Q₄

1 Q₃, Q₂ ('11' Q₁ Q₀)

4 6 6 7 4 16

1 #63 4 11 1

9 10 6 7 (2)

가) 가 가 가 가 (

2 가 가 가 가 가

#0,#1,#2 #3 64 16

16 가

8 A₀ 가 V₀ 가 A₀ 4

12 가 (2") 4

12 , A₀ V₀ A₆₃ 가 A₀ V₆

3 4 13 14

6 7 Dn 9 10 , 13 14 13 , 64 Q₃ Q₂, Q₁ Q₀ MSB ('00' LS : minimum-base lower-order bit fixed format). 14 16 Q₅, Q₄, Q₃, Q₂, Q₁ Q₀ '00' Q₁ Q₀

() .

4 6 6 4 16
 , 6 , 6 , 4
 , 11 , #0 4 가
 4 , 8 10 , #63, #62, #
 61 #60 16
 0' 가 '11' '00' '01' '1
 , '10' '01' , 가
 가 가 .
 15 ' 가 가 (9)가 (1)
 (9) 4 s 4 f , ' 6
 4 6 (1) (30 30x)가 (1)
 (30 30x) , 가 4 s
 4 6 2 가 .
 16 6 7 (91,92)가 (1) 6 LSB 2
 C 0 MSB 2 , (1) 4
 92) C 0 4 2 (91,92) (91,
 C 0 (1) 6 MSB 2 / 16 (91,92)
 , 16 (1 (30)) 가 (91,92)
 , '11'
 (가 , (1))
 (2)
 17 (2A)
 17 , () (40)(1) V s
 R 63 , R 62-59 , R 58-55 , ..., R 3-0
 17 ,
 16 () V 0 , V 4 , ..., V 55 , V 59 , V 63

16

A₀' , A₄' , ..., A₅₅

' , A₅₉' , A₆₃'

#0,#4,...#55,#59,#6

3

4 5

D₄₋₀ , ..., D₅₉₋₅₅ , D₆₃₋₅₉

SW₀ , SW_{4L} , SW_{4H} , ..., SW_{55L} , SW_{55H} SW_{59L} , SW_{59H} , SW₆₃

가 C₀

/

가 #4,...,#55,#59,#63

. 17

) #1 #3 #56

#58, #60 #62

V₀ , V₄ , ..., V₅₅ , V₅₉ , V₆₃

#4,...,#55,#59,#63

16

16

가

6 7

(2A')

2

13

14

9

10

18

2

4_s 가 4_s

CPU

(4_f)

4_f

가 CPU가
가 CPU가

()

4_f

가 .가 ,

11

가

64

16

2
, 16

가 64

, 32

19
8
3

3

Dn

6

3 Dn 20 4 2

21 2 1 4 Dn

1 5

22 23

6 , 4 , 3 1 4

(2m) 6 , 4 , 3 1

가 C_x C₆, C₄, C₃, C₁ C₆, C₄, C₃, C₁ 24 가 ()가

C_x가 C_x () ()가

22 23 21 6

19 21 가 (30 30x)

가 3 4

22 23 25 26

6 , 4 , 3 1 17

(2mA) C₆, C₄, C₃, C₁ 6, 19, 21

24

가 가 , 7 10 14 (decimate)

)가 (

27 (2B) 17

AND (203) 4_s OR (202)

(204) AND (203) 4_f OR (202)

SW_{4L}, ..., SW_{55L}, SW_{59L}, SW₆₃ 가 가 . AND (202)

SW₀, SW_{4H}, ..., SW_{55H}, SW_{59H} 가 가 . AND (203)

(202) 4_f가 () 가

()가 (203) ()

가 가 ,

(57)

1.

(a column electrode driving circuit)

가

1

가

가

가

가

2.

1

(sub-mode)

가

3.

1

4.

1

가

가

5.

4

/

6.

4

(subset)

2

7.

1

(image point)

가

an input bit train)

8.

7

(its lower-order bit)

9.

7

10.

8

/

가

11.

(relay)

(diminished gray-scale vol

tages)

가

(output-disabling),

12.

11

(output-enable)

13.

11

14.

11

1

2

가

1

2

가

15.

11

1

2

가

1

2

가




1 16. ,


16 17. ,

1 18. ,

1 19. ,

19 20. ,






5

	MSB					LSB	
D_n :	Q_5	Q_4	Q_3	Q_2	Q_1	Q_0	
	0	0	0	0	0	0	# 0
	0	0	0	0	0	1	# 1
	0	0	0	0	1	0	# 2
	0	0	0	0	1	1	# 3
							.
							.
							.
	1	1	1	1	0	1	# 61
	1	1	1	1	1	0	# 62
	1	1	1	1	1	1	# 63


6

4 비트 디스플레이 동작




0	0	0	0	0	0	#0
0	0	0	1	0	0	#4
0	0	1	0	0	0	#8
0	0	1	1	0	0	#12
0	1	0	0	0	1	#17
0	1	0	1	0	1	#21
0	1	1	0	0	1	#25
0	1	1	1	0	1	#29
1	0	0	0	1	0	#34
1	0	0	1	1	0	#38
1	0	1	0	1	0	#42
1	0	1	1	1	0	#46
1	1	0	0	1	1	#51
1	1	0	1	1	1	#55
1	1	1	0	1	1	#59
1	1	1	1	1	1	#63


7




0	0	0	0	0	0	#0
0	0	0	1	0	0	#4
0	0	1	0	0	0	#8
0	0	1	1	0	0	#12
0	1	0	0	0	1	#17
0	1	0	1	0	1	#21
0	1	1	0	0	1	#25
0	1	1	1	0	1	#29
1	0	0	0	1	0	#34
1	0	0	1	1	0	#38
1	0	1	0	1	0	#42
1	0	1	1	1	0	#46
1	1	0	0	1	1	#51
1	1	0	1	1	1	#55
1	1	1	0	1	1	#59
1	1	1	1	1	1	#63







9






13







17




18




19




20




21



22




23




24

제어 신호		C ₆ C ₄ C ₃ C ₁ C _x					표현된 그레이 스케일 레벨의 개수
		모드					
정상 모드	6 비트 디스플레이	H	L	L	L	L	64
	4 비트 디스플레이	L	H	L	L	L	16
	3 비트 디스플레이	L	L	H	L	L	8
	1 비트 디스플레이	L	L	L	H	L	2
강제 모드		X	X	X	X	H	2


25




26



27



28



专利名称(译)	列电极驱动电路和包括其的显示装置		
公开(公告)号	KR1020040064289A	公开(公告)日	2004-07-16
申请号	KR1020047008059	申请日	2002-11-29
[标]申请(专利权)人(译)	统宝香港控股有限公司		
申请(专利权)人(译)	血来香港控股的品牌		
当前申请(专利权)人(译)	血来香港控股的品牌		
[标]发明人	HAGINO SHUJI		
发明人	HAGINO,SHUJI		
IPC分类号	G09G3/20 G02F1/133 G09G3/36		
CPC分类号	G09G2330/021 G09G3/2011 G09G3/3696		
代理人(译)	KIM, CHANG SE KIM, WON JOON		
优先权	2001366231 2001-11-30 JP 2002105744 2002-04-08 JP		
外部链接	Espacenet		

摘要(译)

本发明的一个目的是提供一种用于降低功耗的列电极驱动电路和使用该电极的显示装置。用于能够执行灰度级显示的显示装置的列电极驱动电路50包括放大器A 0，其具有施加有多个灰度级电压V 0至V 63的输入，根据表示像素或显示单元的灰度级的图像信号，每个像素或每个预定显示单元的A至A 63。并且选择电路30至30x用于选择和输出输入的输出信号# 0至# 63中的任何一个/灰度级电压发生装置2包括用于通过预定数量的放大器(A 1 -A 3, ..., A 56 -A 58, A 60 -A 62)产生灰度级电压的装置。打开其他放大器的电源状态(A 0, A 4, ..., A 55, A 59, A 63)并打开放大器的电源状态(对应放大器的预定灰度级)30-30x)在预定模式期间选择处于通电状态的放大器的任何输出信号。此外，公开了基于电位分割电路的另一种配置。

