

2003 - 0023710
2003 03 19

WO 2002/95492
2002 11 28

•

(54)

- 1 -

, , ,

(AMLCD) , , .

(TFT)

TFT

AMLCD 가 1 2 A - A

(1) (2) (4) 가 (8)

(6) (2) (10) 가

(16)

(12) (16) (34) (36)

(16) (amorphous) (14)

(34,36) (18) (32) (34) ,

(30) (36) (24) (4) (32) (32)

(12), (6), (16) (18) (TFT)

TFT (20) (via hole) (22) (30)

ITO(indium tin oxide) (26) (22) (30)

(26) (10) 가 (26) (22)

(28) (10) (16) (28)

TFT (1) 가

5 4 (define),

95% 가 가

가 (throughput)

가 (hair) (gravure offset) (tail) (trailing edge) 가

1 2 가 1 2 2 가 1 2 가

TFT TFT

AMLCD , TFT

X -

가 2 가 가 가

1/2 2 , 0.8 1.2

가 가 가 1 2 TFT 1

1 가

2 .

가 .

.

가 1

1 , , ,

2 2

, , 2 가 .

2 , 1 가 .

가 .

가 .

1 .

2 1 .

3a 3e .

4 3e B - B .

5a 5d , .

6 .

3 ,
4 3 B - B .

(1) .

(40)

1 (2,10) (1) (40) (2,10) 가 (10) .
 (2) (2) 가 (10) 3 ,
 (2) (10) .

1 (2,10) (2) (42) 가 (10)
 (2) (10) (44) ,
 (silicon nitride) (16) (1) .

(island) (12) 가 (14) (i a - Si:H)
 (18) (n+ a - Si:H) (1)
 (12) ,
 2) (2) (42) (42) .
 (12) (2) (6) .

2 (4,28,30,46) (2) 가 (4)
 (32) (finger) (46)
 가 (32) 2 (30) (4),
 (46) (30) (42) (12) 가 .

2 (4,28,30,46) (48) (28) .
 (28) (longitudinal element) (52)
 가 (finger) (50) 1 (50)
 (2) (12) (30) .

2 (28) (50) , 1 (10) 가
 , (42) .
 가 2 (4,28,30,46) (50) 가 (52)
 2) (22) , (26) (2)
 .

(16) (28) (10) .

, 2 (4,30,46) , 2 (4,30,46) (18)
 - (back - channel etching step) (etch mask)
 (14) (2) .
 (2) (6) .

(passivation layer) (20) , (30) (28) (22)
가 (20)

ITO (26) (20)
(42) (26) (2)
(trailing) (44)가 (2)

- (kick - back voltage)
, () -

(30) 가 (50)
가 , 가 2 " "
(28) (30) 1 (10) (2) 가 2
, (42)

, - 가 가
, 2

가 (28) (10) (2)
(10) , , TFT -
, 1

B010030) (GB0105145.7)(PHG
5

- 가 (6)
(6) (2) (spur)

, (12) (6) (2) 가 가

5 2 (28) 가 (30)
(50) 2 (28) 2 (4,28,30,
46) 1 (2,10) , 2 (4,28,30,46) 1 (2,10)
가

5a (10) , 2 (28) 1

5b (28) (10) .
 (48) TFT ,
 가 (2) (10) 5a 40% (sensitivity) .

5c (4), (30) (48) 2 (28)
 2 (4,28,30,46) (30) 가
 2 (28) -
 2 (4,28,30,46)

5d 5b 5c (48)
 1 (2,10) 2 (4,28,30,46)
 6 (62), (64) (66)

,
 , , TFT X -
 ,
 가 , 가
 가 , (resist pattern)

(top - gated structure) - (bottom - gated structure) , -
 가 ,
 , 가
 가

가 . ,
 (contact aligner)
 (projection aligner)가 . ,
 .

가 2 . ,
 .

. , , CdTe - , GaAs - ,
 .

, 가 .
 , . ,
 가 , .

가 ,
 .
 ,
 . / .

가

가 .

(57)

1.

,
 ,
 , 가 1 , 가 , 1
 ,

2 2 ,

1 2 ,

, 2 1 가
,

2.

1 , 2 1 가
(laterally) , .

3.

1 2 , 1/2 2 , .

4.

1 3 , 2 2
, .

5.

1 4 , (longitudinally)
, .

6.

1 5 , 가 가
, .

7.

1 6 ,
, .

8.

,
가 1
1 ,

,
,

2 2
,

, 2 1 가
,

9.


8

가


10.

8


9




2




3a




3b




3c




3d




3e




4




5a




5b




5c



5d



6



专利名称(译)	有源矩阵显示器基板		
公开(公告)号	KR1020030023710A	公开(公告)日	2003-03-19
申请号	KR1020037000863	申请日	2002-05-21
[标]申请(专利权)人(译)	皇家飞利浦电子股份有限公司		
申请(专利权)人(译)	科宁欣克利凯恩菲利普斯日元.V.		
当前申请(专利权)人(译)	科宁欣克利凯恩菲利普斯日元.V.		
[标]发明人	DEANE STEVEN C		
发明人	DEANE,STEVEN,C.		
IPC分类号	G02F1/1343 G02F1/1362 H01L21/336 H01L29/786 G02F1/1368		
CPC分类号	G02F1/136213 G02F2201/122		
代理人(译)	MOON , KYOUNG金		
优先权	2001012561 2001-05-23 GB		
外部链接	Espacenet		

摘要(译)

为了使第二电极(28)具有多个指状物(50),其中有源矩阵液晶显示器的存储电容器与第二电极(10)一起向上扩展,从而形成第二电极(28)。存储电容器的第二电极(28)和漏电极(30)可以由单个金属化层形成。由于制造工艺的任意工艺变化,漏电极(30)和第二电极(10)的指状物(50)的宽度一起趋于变化。宽度一起变化的特性倾向于抵消反冲电压的变化。

