

(19)
(12)(KR)
(A)(51) 。 Int. Cl. ⁷
G09G 3/36(11)
(43)2002 - 0056706
2002 07 10(21) 10 - 2000 - 0086111
(22) 2000 12 29

(71) 136 - 1

(72) 5 502 104

(74) :

(54)

(Interlaced Scanning Driving)

odd

even

가 , 가 , 1/2

(valid) 1/2 가 (Invalid) .

2b

1 TFT LCD

2a

2b

3

가

(Interlaced Scanning Driving)

TFT LCD가
k)가 가 .

(flicker)

(Crosstal

가 가

가

가

1 60

(Scanning)가
(Vcom)

(Vs)

(Frame)

(source) 가

(Vs)

가

(Vp)

 ΔV

가

- (Kick - back)

(gate)

(drain)

(Cgd)

가

(Vs)

(capacitor coupling)

1

TFT LCD

2) , TFT LCD (1) (1) 가 (

(Vsync,Hsync,Clock) (4) , (V ,Vgl,Vcc,Vcom) (3) (1)

(5)

The diagram illustrates the H.264 video encoding process, showing the flow from input frames to the final output.

Input Frames: I, P, B frames are shown at the top left.

Stage (1): Macroblock partitioning. The input frames are divided into macroblocks (16x16 blocks). The diagram shows a grid of macroblocks with labels like "가" (Ga) and "가" (Ga) indicating the partitioning process.


Stage (2): Integer DCT and quantization. The macroblocks are transformed into the frequency domain using Integer DCT and then quantized. The diagram shows a grid of macroblocks with labels like "가" (Ga) and "가" (Ga) indicating the transformation process.

Stage (3): Integer IDCT and dequantization. The quantized macroblocks are transformed back into the spatial domain using Integer IDCT and dequantized. The diagram shows a grid of macroblocks with labels like "가" (Ga) and "가" (Ga) indicating the transformation process.

Stage (4): Motion compensation. The macroblocks are compensated for motion using motion vectors. The diagram shows a grid of macroblocks with labels like "가" (Ga) and "가" (Ga) indicating the compensation process.

Output: The final output is shown at the bottom right, labeled "가" (Ga).

Additional Labels: The diagram includes various other labels such as "SXGA", "UXGA", "Mbyte", "(Cs)", "(Clc)", "(valid)", "odd", "even", "1/2", "1/4", and "가" (Ga) throughout the process.



가 .

, ,

, EMI

, 1 가

, odd, even 가 가 .

(57)

1.

,

odd

even

,

1/2

(Invalid)

가

가 ,

1/2

(valid)

가

2.

1

,

1

3.

1

,


(dot inversion)

odd

even

.


1



2a



2b



3

N번째 프레임

홀수 라인

+	-	+	-	+	-	+	-
+	-	+	-	+	-	+	-
+	-	+	-	+	-	+	-
+	-	+	-	+	-	+	-

짝수라인

-	+	-	+	-	+	-	+
-	+	-	+	-	+	-	+
-	+	-	+	-	+	-	+
-	+	-	+	-	+	-	+
-	+	-	+	-	+	-	+

N+1번째 프레임

홀수 라인

-	+	-	+	-	+	-	+
-	+	-	+	-	+	-	+
-	+	-	+	-	+	-	+
-	+	-	+	-	+	-	+

짝수라인

+	-	+	-	+	-	+	-
+	-	+	-	+	-	+	-
+	-	+	-	+	-	+	-
+	-	+	-	+	-	+	-
+	-	+	-	+	-	+	-

专利名称(译)	液晶显示器的非顺序扫描驱动方法		
公开(公告)号	KR1020020056706A	公开(公告)日	2002-07-10
申请号	KR1020000086111	申请日	2000-12-29
[标]申请(专利权)人(译)	HYDIS TECH HYDIS技术有限公司		
申请(专利权)人(译)	하이디스테크놀로지주식회사		
当前申请(专利权)人(译)	하이디스테크놀로지주식회사		
[标]发明人	LEE SEONGWOOK 이성욱		
发明人	이성욱		
IPC分类号	G09G3/36		
其他公开文献	KR100559224B1		
外部链接	Espacenet		

摘要(译)

本发明涉及使用存储块应用具有两倍栅极脉冲宽度的无序驱动（隔行扫描驱动）的液晶显示器的扫描非顺序驱动方法，并且足以确保栅极的充电时间。并且首先，在进行扫描之后的存储之后，栅极脉冲扫描对应帧的奇数栅极线数据和帧存储器中的偶数栅极线。栅极脉冲宽度实际上是栅极脉冲宽度的两倍，无效数据从栅极脉冲的前1/2进入，栅极被预充电。有效数据在其余1/2的门脉冲中占有。

