

(19) (KR)
(12) (A)

(51) 。 Int. Cl.⁷
G09G 3/36 (11) 10-2004-0081802
G09G 3/20 (43) 2004 09 22

(21) 10-2004-7012839
(22) 2004 08 18
2004 08 18
(86) PCT/US2003/004745 (87) WO 2003/071512
(86) 2003 02 19 (87) 2003 08 28

(30) 60/357,944 2002 02 19 (US)
(71) 6
95(:02780)
(72) , , . 9
02067
(74)

(54) A C D C

AC- 1 DC- .
DC .
2
DC .

10a

2002 2 19 가 60/357,944 .
DC ,

1 , DC-

(LCD) DC LCD

가 1 , 0 LCD 가 DC , (DC , (DC

. LCD , LCD 가 . 0 DC , (DC , (DC

restore)) , LCD 가 - , - , - ,

- () (flip) .

2A-2D , 0 DC

2A (column inversion) ,

가 - 가 , - 가 , 가 -

가 - 가 , - 가

2B , 1 2C

1 2

3 , 1 2D

(row) 가 , - 가 , - 가

가 - , 가 - 3 ,

- 가 , - 가 .

DC- AC- DC

가 , 가 , DC

가 , 가 .

AC- , 1 DC- . DC-

가 -

DC

1 DC-

2 2 DC

2 2 DC-

2 2 DC-

(retrace interval) , DC-

가 (switchable gain polarity)

1 1 DC 1

2 2 DC

2 1 DC 2 1 2 1 2

1 2

2A - 2D , ,

3A 2 DC-

3B 3A 가

4A 가 DC-

4B 4A 가

5 AC

6A , 2 AC-

6B , 2 AC-

7A , , 가 DC

7B 7A 가

7C , , 가 DC

7D 7C 가

8

9 (bleed through effect)

10A , AC- DC 2

10B , 5 (shift) , 10A

10C DC AC-

10D	DC	AC-	,	,	,
10E	DC	2	AC-	,	,
10F	DC	2	AC-	AC-	,
10G	,	AC-	,	10F	
10H	,	가	AC-		DC
10I	,	가	AC-		DC
11A	10A-10B				NMOS
11B	10A-10B	(low)			PMOS
11C	10D	10F	VCOM	(swing)	NMOS
11D	10C				NMOS P
11E	10E			NMOS	PMOS
12A	10A-10B			(bootstrapping circuit)	
12B	12A				
13A	10D	10F			
13B	13A				
14	10A-10F				(charge injection ca
15					
3A	2	(VIDH)	(VIDL) 가	(30)	
	DC-	(10)	(VIDH, VIDL)		
			(complementary signal)	가	
	VIDH	가	(VCOM) 가	5	VIDH가
8		+3	()	5	
	1		VIDL	5	
ain)	3B	3A	(10)	가	(matching g

VIDH VIDL (3A) 가 , (가 U.S
6,476,784 ,) , , VI
DH VIDL . 2 (+A -A)
4A
(12) , (VID) (32) (22)
가
(3A VIDH). 가
VID가 VID (8-2=6V) VIDH(8
-5=3V) VIDL(5-2=3V) 2 . 4B 4A 가
VID AC (VCOM)
AC- 5 5 VID 가 VCOM 5 VCOM 2
, +3V VID 가 VCOM (5-2=3V) . AC- , -3V
2 VID VCOM 가
가 가
(> 300k) 가 (frame r
VIDH VIDL (color) VID
DC- . VCOM DC 가 8
. AC- , 5
3- 가 2- 가
BiCMOS . 5-
CMOS 3.3- 3- CMOS
(rail-to-rail) 가
가
6A - (20) AC- (14) (C H
, C L) DC (30) VIDH 5-8 VIDL 0-3
, C H C L DC (SWH2, SWL2) +5 +2 2-5
(SWH2, SWL2) , C H (C L) 2- (refresh)
+5V (horizontal retrace time) , +8V가
6B AC- (16) , 6A DC (SWH1, SWL1) 5-
. C H C L
DC : , , (sy
nc level). +5V
(blanking period)
(reset-to-black)

(18, 40) 7A 7C , AC-
 4A DC- , 7A 7C 가 (

7A , AC- , SWH1, SWL1; 7C SWH2, SWL2) , VCOM VIDL . 2 (

7A (0V) VIDH +5V 7B ,
 (3V) VIDL +5V SWH1 (C_H) ,
 (C_L) 7C
 H +8V SWH2 (C_H) , (3V) VID
 L +2V SWL2 (C_L) . (0V) VID

6A, 6B, 7A 7C AC-
 (C1-C5) , 8 (SW1, SW5)
 (VIDH/L) ,
 (SW1, SW5) (SW1, SW5)가 , 가
 (grey scale) , 가
 eding effect) 9 (B) (A) (horizontal ble
 (30A) (A) (AA) (32)
 (shade) , 가
 가
 (6A, 6B, 7A 7C) , AC-
 3.3V , DC 가 (SWH1, SWL1, SWH2, SWL2)

DC , AC-
 , MOSFET , 2
 , 가 , 가 ,

10A-10F , AC-
 , 1 DC LCD , IC
 ,

10A-10C 2 2 AC-
 (ISWH1, ISWL1) 10A , DC 10B 10A
 (50) (42) (ISWH2, ISWL2)
 가 (44) 10C (52) 5 (54) DC
 (ISWH3, ISWL3)

10D-10E , AC-
 (48, 70) (22A) 6V , 4A DC- , (22
 A)가 10D 10E , 4A 8V 6V 10D (56)
 DC (ISW1) (ISW1) DC
 2 (10E (70) (58) (ISWH4, ISWL4)
 가 (ISWH4, ISWL4) (6V) ISWH4가
 / (0V) ISWL4가 ,
 +8V +2V

10F AC- (72) VCO
 M 5 DC- , AC-
 가 (1V) (60) (ISW2)가

DC

10G AC- , AC- , (62) VCOM (ISW3) VID VCOM
(74) VCOM ISW4 VCOM (+2V)

7A 7C AC- (SWH1, SWL1, SWH2, SWL2) , 10H 10I
(64) (ISWH5, ISWL5) (76) 10H
6) (ISWH6, ISWL6) (78) 10I (6)

- (bi-level) (, ,),

10A-10G 11A 10A-10B 11A
NMOS (80) NMOS (80) , VIDH>=
(VIDH) (VCOM) NMOS (VGH-VCOM)<VTN (VTN
(VGH) (gate off) , VGH=VCOM (80) (VG
H-VCOM)>VTN (conductance) , 가 VGH-VCOM-VTN
= (1-3V) 가 가

가 , 11B 10A-10B PMOS
(82) PMOS (VIDL) (VCOM) PMOS
, VIDL<=VCOM (82) (VGL) PMOS (VGL-VCO
M)>VTP(VTP(-1 -2V)) VGL = VCOM
(VGL-VCOM-VTP) = (-1 -3V)

11C 10D-10F NMOS (84)
(VCOM) , VMAX > VCOM VMIN < VCOM (VID)
(84) (VG) VG < VMIN
+ VTN , VMIN + VTN VCOM + VTN VG > VMAX + VTN

11D 11C NMOS PMOS
(86, 88) (86) (88) (VIDL) (+2V)
, PMOS (86) (VIDH) (+8V)
, VIDH (VGH) , NMOS (88) (=2V) PMOS (86)
11E 11D , 10E (VGL) (90, 92)

가 , 2 VGH, VGL VG, VGH, VGL
가 , MOS ,
(W/L)(VGS-VT) (, VGS , W L)
, VGS 가 FET가 , ,

10A-10G

12A 10A-10B (102) 12B
12A 13A 10D 10F
(110) 13B 13A

(g)가 VCOM (102)(12A) (104, 106, 108) 12B
, NMOS 가 , (s*)가 g

VCOM DD, (p)가 (u*) (D1) (g) VDD (g) V
 가 12A (dual of circuit)가 PMOS
 13A (110), 10D 10F (g) 2 (g) VCOM (109, 111
) (V_{DS}) (VDD-VSS) (p) (breakdo
 wn)
 14 10A-10G (W/L) 가 (122)가 가 (120)
 (tor)(124) 가 FET가 ((W/2)/L) (VCOM VID)
 (compensation transis
 (200) 가 15 (200) (202, 2
 04), (206), (208), (210, 212), (216),
 (217, 219), (218), (220)
 14) RGT (208) (208) (2) (202, 204)
 (202) (204) 2
 (206) (logic-level clock input)
 (skew) (217, 218) AC- VI
 DH VIDL (210, 212) DC VIDH VIDL

(57)

1.

;
 1 (gain) 1 ; 1
 1 1 ; 1 DC
 1 1 가 , 1 DC
 1 , 1

2.

1 , DC 1 , 1

3.

1 ,

- 2
2 , 2 1 2 2 ; 가 1 2
- 2 2 가 , 2 2 DC
- 2 2 2 DC 2 2 ,
4.
3 1 , 2 1 2 DC , ,
5.
1 , 1
(bootstrapping circuit) ,
6.
5 , 가
7.
1 , , , ,
8.
 ,
 ;
 ; 가
- 1 DC 1 ;
1
- 2 DC 2 ;
2
- , 1 1 1
1 2 2 ;
2
- 1 DC 1 ;
2 DC 2 , .
9.
8 , 1 2 , .
10.
8 , 1 2 , .

11. 8 1 2 DC , , .
12. , ; , 1 DC 1 ; 1 , 1 가 , 1 DC 1 , .
13. 12 , DC 1 , , 1
14. 12 , : 2 , 2 DC 2 2 2 DC 2 , . 2 ,
15. 14 , 1 2 DC , , .
16. 12 , , 1 .
17. 16 , , 가
18. , ; 가 ; 1 DC 1 AC- 1 ; 2 DC 2 AC- 2 ;

C- 1 , 1 1 A
2 AC- 2 ;

1 AC- DC 1 ;

2 AC- DC 2 , .

19.

DC

AC- ;

가 , AC- DC AC-

20.

DC

;

;

DC , ,

21.

,

AC- ;

AC- DC- ,


22.

21 ,

1 AC- 2 AC- 2 ;


2 AC- DC- 2 가 , .

1




2a

열반전




2b


프레임 반전




2c
픽셀 반전




2d
행반전




3a




3b




4a




4b




5




6a






6b






7b









8


디스플레이

30






9






10b







10e






10f





10g











12a

$VSS < VCOM < VIDH < VDD$




신호들 (U*, S*, P) 제어 전체 스윙 VSS-VDD

12b




13a


VSS < VCOM < VDD
VSS < VID < VDD
VID는 VCOM의 위,아래로 스윙함




13b



14



15



专利名称(译)	带集成开关的液晶显示器，用于交流耦合电容的直流恢复		
公开(公告)号	KR1020040081802A	公开(公告)日	2004-09-22
申请号	KR1020047012839	申请日	2003-02-19
[标]申请(专利权)人(译)	寇平公司		
申请(专利权)人(译)	棺材公司		
[标]发明人	HERRMANN FREDERICK P 헤르만프레드릭피		
发明人	헤르만,프레드릭,피.		
IPC分类号	G02F1/133 G09G3/36 G09G3/20		
CPC分类号	G09G3/3614 G09G3/3688 G09G2320/0204 G09G2330/026		
代理人(译)	Namsangseon		
优先权	60/357944 2002-02-19 US		
其他公开文献	KR100948701B1		
外部链接	Espacenet		

摘要(译)

AC耦合显示驱动器电路包括集成在液晶显示器内的一个或多个DC恢复开关。液晶显示系统包括耦合电容器，其一端耦合到系统输入视频信号，耦合电容器提供显示输入具有DC电平偏移的视频信号。耦合到耦合电容器另一端的液晶显示装置在用于驱动显示装置的视频输入端接收第一显示输入视频信号。集成在显示设备中的开关为耦合电容提供直流恢复。©KIPO和WIPO 2007

