

3 2

4 2

5

6

7 1

8 2

9 2

51 : 1 52 :

53 : 1 54 : 1

55 : 2 56 : 2

57 : 2 58 : 3

가 , LCD
(Liquid Crystal Display Device), PDP(Plasma Display Panel), ELD(Electro Luminescent Display), VFD(Vacuum Fluorescent Display) 가 가

CRT(Cathode Ray Tube) , LCD가 가 ,

가 , () ,
가 가 ,
가 가 가

가 .

CCFL(Cold Cathode Fluorescent Lamp)

가

가

가

(Normally white)

가

가

가

1a , 1b

1a (, a-Si TFT -LCD) (1)

(3) , (3) (6) (8)

PCB (4) (8) (3) (6) (8)

a-Si TFT -LCD (1) (6)

(8) 가 가 .

(Poly -Si TFT -LCD) 1b (2)

TFT (5) , TFT (5) (7) (9)

Poly-Si TFT -LCD (7) (9) (2)

a-Si TFT Poly-Si TFT

Poly-Si TFT -LCD 가 .

2

2 , (G) (D)

(22) , (21) (21) (28)

(21b) (22) , (21) (21)

(21b) (27) (G) 가 (21a) , (Vsync, Hsyn

c) (DCLK) (R, G, B) (21) (21b)

(21a)가 (23) , 가 (21) (24) ,

(24) 가 (21b)

(21) (V_{DD}), (26) , (25) , (V_{GH}), (28) (24) (V_{GL}), (29) (V_{ref})

(Vcom) DC/DC

, (23)가 (Vsync, Hsync) (21b) (21a)가 (27) (DCLK) (R, G, B) (21)
 가 , (21a)가 (21b)가 (21) (21) (G) (D)
 , (28)
 3 2
 3 (34) , (35) (31) , (32) , (33) , D/A(Digital/Analog)
 , (enable) (31) (32) (HSYNC) (HCLK)
 , (column) (32) (31) R, G, B
 , (33) (32) R, G, B (LD)
 , D/A (34) (33) R, G, B R, G, B
 , (35) R, G, B
 holding) R, G, B R, G, B 1 R, G, B (sample amp; (33)가 n
 R, G, B (32) n+1
 4 2
 4 , (41) , (42), (43)
 , (41) (Vsync) (VCLK)
 , (42) 가 (43)
 , (43)
 ,
 5
 5 , (input) (44) (output) (45) , (input) (44) 1 (output) (P1)
 (44) (P2) (45) 1 (reset switch)(46) , (44) (44) ((45)
 45) 2 2 (47) , 2 (P2) 3 3 (P3) (48)

, (45) 1, 2 (46,47) , 1, 2
 (46,47) (45) .
 , DAC() (input) .
 가 (44) .
 (output) (48) (input) (45)
 .
 (45) OP

5 가 가 .

가 D/A

6 가 (oscillation)

The diagram consists of a grid of numbers and symbols. The numbers are arranged in a way that suggests a sequence or a path. The symbols (., ,) are scattered throughout the grid, often appearing between numbers. The overall layout is complex and non-linear.

, 1 2 .

, 2 1 .

, .

7 1 .

7 (input) (output) 1 (51) (52)

, (input) 1 (51) 1 (51) 1 (51) 1 (51) 1 (P1)

(reset switch)(53), 1 (51) 1 (53) 2 (P2) (52)

1 (54), 1 (51) (52) (55) 2 (56), 2

(output) 3 (P3) 2 (52) 2 (57), 2

(P2) 3 (P3) (56) 4 (P4) 2 (55)

3 (55) 2 (58) .

3 (58) 1 (54) (Vref) .

가 1, 2 (input) (51,55) . 1, 2, 3 (53,57,58)

, 1, 2 (52) (54,56)가 1, 2 (51,55) ,

(52)

(output) / (feed back)

2 (55) , 2 (56)가 (52)

, (oscillation) .

, 1, 2 (51,55) ,

(offset error) .

8 2 .

8 , MSB () 1, 2 (Vr1,Vr2)

, 1 (61) (input) (output) 1 (61) (62)

5,66) , 2 (63) 3 (64) 1 (P1) 2 (64) 4 (65) 4 (63,64,6

(65) 5 (66) 2 (67,68,69) , 3 (P2,P3,P4) (62) 1 (61) 1 (P

1) (63) (output) 5 (P5) 9 (70)

(71), 1 (61) (62) 6 (P6) 5 (P5) (71) 7

(P7) 9 (70) 2 (73)

2)(, Vr2 > Vr1) 4 MSB 1, 2 (input) 8 (Vr1, Vr

1 4 b3, b2, b1, b0 1, 2 (Vr1,Vr2)

4 (sw0,sw1,sw2,sw3) .

2 (Vr1,Vr2) C- 1 (C-string)

/ 1, 2 (DAC)

, MSB 8 4 1, 2
 (Vr1,Vr2) 4 D3, D2, D1, D0 0 1 (Vr1)
 , 1 2 (Vr2) .
 , 1 2 .
 9 2 .
 9 (reset) 1 4 (sw0~sw3) 2 (73) 1
 (Vr1) , (71) , 1 (72) .
 (feedback) 1 4 (sw0~sw3) 4 b0 ~ b3 1
 (Vr1) 2 (Vr2) (71) DAC , 2 (buffering) (73)
 1 (72) , .
 , 가 , 가 ,
 가 .

가 .

, 가 가
 , 가 .
 , .
 , 1 2
 .
 , 1 Vr1, Vr2 C- (C-string)
 / (DAC) .

(57)

1.

1 ,
 1 1 1 ,
 1 1 1 ,
 1 2 3
 2 2 ,
 2 3 2 ,
 2 2 4 2 3

2.

1 , 1 3

3.

1, 1, 2.

4.

$$1, \quad 2, \quad \dots, \quad 1$$

1

1

2

5

2

3

3

4

4

5

2

4

6

8

1

1

5

9

1

6

5

1

9

7

9

2

5.

[illegible]

6.

4, 1 C- D/A.

7.

4, 2 C-


8.

4, 1, 2


9.



$$4 \quad , \quad 2 \quad 1$$

1a




1b







4




5




6




7



8



9



专利名称(译)	液晶显示装置的模拟缓冲电路		
公开(公告)号	KR1020050004431A	公开(公告)日	2005-01-12
申请号	KR1020030044605	申请日	2003-07-02
[标]申请(专利权)人(译)	乐金显示有限公司		
申请(专利权)人(译)	LG显示器有限公司		
当前申请(专利权)人(译)	LG显示器有限公司		
[标]发明人	KIM KEEJONG		
发明人	KIM,KEEJONG		
IPC分类号	G09G3/36		
CPC分类号	G09G2310/027 G09G2330/021 G09G2310/0291 G09G3/3696 G09G3/3688		
代理人(译)	金勇 新昌		
其他公开文献	KR100546710B1		
外部链接	Espacenet		

摘要(译)

本发明涉及一种液晶显示器的analog缓冲电路，用于通过数据驱动器的稳定驱动来降低功耗。并且包括第二电容器，第二节点和第二重置开关，以及第三重置开关。第二电容器存储模拟数据电压，该模拟数据电压串联连接在第一复位开关之间的第二节点之间的第三节点之间，第一复位开关连接在第一电容器和串联连接在输入端子和输出端子与输入端子和输入端子之间的逆变器之间。第一电容器并重新设置第一电容器和第一反馈开关，连接到第一复位开关和第一电容器之间的第一节点以及第一电容器和逆变器以及逆变器和输出端子，并从逆变器和第二电容器反馈反馈开关。第二节点和第二复位开关连接在第三节点之间并重新设置逆变器。第三复位开关连接到第二反馈开关和第二电容器之间的第四节点，并重新设置第二电容器。逆变器，电容器，反馈开关，复位开关。

