

(19) (KR)
(12) (A)

(51) 。 Int. Cl.⁷
G09G 3/36

(11)
(43)

2003-0069783
2003 08 27

(21) 10-2002-0074687
(22) 2002 11 28

(30) 1020020009354 2002 02 21 (KR)

(71) 3 416

(72) 1161 5 506 202

1 293-10 102 1008

102 301

320 4 103 602

(74)

:

(54)

IC

IC

.

1 2 , 2
가 . 1 2

, ,
, ,
, (noise) , 2

1		1	.
2	1		.
3a	3d	1	.
4a	4b	1	.
5a	5e	1	.
6	2		.
7	6		.
8a	8d	6	.
9	6		.
10a	10b	6	.
11	3		.
12	11		.
13	11		.
14	4		.
15	14		.
16	18	14	.
19	5		.
20	5		.
21	5		.
22	5		.

()

NM1 NM5 : NMOS 11 :

12 : 13, 14, 15 :

16 :

IC , IC .

(CRT : Cathode-Ray tube) 가 (LCD : Liquid Crystal Display) ,

IC IC (digital interface)가 .

가 , , 가 .

가 , SVGA , EMI, EMC TTL/CMOS , XGA LVDS, TMDS, RSDS

가 , 가 , EMI .

2 , LVDS 1 .

2 2 TMDS 2

3 2

4 3

1 , 가 2 , 1 2

;

;

2 가 가 가

,

,

가 가 .

2
(noise) , , .

1 5 1 .

1 1 2 1 LVDS ,

1 , 1 (11) .

(NM1) , 가 NMOS

4 NMOS .

NM2, NM4), 가 , 가 NMOS (NM3, NM5)가 (

(R) NMOS (11) , NMOS

(D1, D2) (NM3, NM4) 가 2 , (D1, D2) (D1) NMOS (NM2, NM5) NMOS (NM2, NM4)가 , (D1) NMOS (NM2, NM5) NMOS

(D1, D2) (NM3, NM4)가 , (D1) NMOS (NM2, NM5) NMOS

(D2) , NMOS (NM1)가

(I_D) 가 .

(11) (R) , (R) (12) (13) (12) (13)

a 가 (12) 3 (13, 14, 15) b 가 , (16) (14) b a

가 (Vref) 가 , (15) (13) (out1) a

(14, 15) (Vref) (16) , (out2) .

(Vref) -1.5I_R .

2 (D1, D2) (R) (I_R) (V_a-V_b)

Vb) a , (D1, D2)가 (0, 1) , (R) (D1, D2)가 (1, 0) , (R)

a b 2I_D 가 , I_D 가 .

3a 3d 가 .

3a , (D1, D2)가 (0, 0) , (R) b a I_D (D1, D2)가 (0, 1)

가 , (out1) '0' , (out2) '0' . 3b , (out1) '0'

(R) b a 2I_D 가 , (out1) '1' , (out2) '0' . 3d ,

(out2) '1' . 3c , (D1, D2)가 (1, 0) , (R) a b

I_D 가 , (out1) '1' , (out2) '0' . 3d ,

(D1, D2)가 (1, 1) , (R) a b 2I_D 가 ,

(out1) '1' , (out2) '1' .

, (12) (out1) (D1) 가 , (out2)
 (D2) 가 . , (14, 15)
 -1.5I_R .
 4a 4b (R) (voltage
 swing) 4I_D R 가 (D1, D2)가 (0, 1) (1, 1) ,
 가 .
 5a 5e 1 가 .
 HSPICE .
 5a (D1) , 5b (D2)
 , 5c (Va-Vb, Vb-Va) , 5d
 (out1, out2) , 5e
 가 . 3.5 mA
 , 100 30pF , 5e ,
 D1(0, 1, 1, 0) D2(0, 1, 0, 1) ,
 (exclusive OR) (decoder,)
 1) 가 (0, 0, 1, 1) (0, 1, 0,
 (0, 0, 0, 1, 1, 0, 1, 1) .
 , 1 2
 .
 , 6 10 2 .
 6 2 2 TMDS ,
 2
 6 , 2
 (30) , (30) (I1, I2) 가 .
 (Iref) NMOS (NM1), (30)
 NMOS (NM1) NMOS (NM2,
 NM3; NM4, NM5), NMOS (NM2, NM3, NM4, NM5)가
 (S1, S2, S3, S4), (D1, D2) 2 (S1, S2
 , S3, S4) (21, 22, 23) .
 (30)
 , (40) 3 (41, 42, 43) , (42, 43) (40)
 . (D1') , (44) (44)
 . (D2')
 2 (20) 2 (D1, D2)
 (30) (D1) (I1, I2) 가 (D2') (D2)가 .
 (D1')
 (D1')가 '1' , I1 I2 (30) I1 I2 , I1 I2 ,
 가 2Iref '1' , I1 I2 (D1')가 '0' , I1 I2 ,
 (20) , Iref, 2Iref, 3Iref I1, I2가 가
 (20) (S1, S2, S3, S4) (D1, D2) 가 ,
 , NMOS (NM2, NM3, NM3, NM4)가
 가 6 , NMOS (NM2) NMOS (NM1)
 (Iref) , NMOS (NM3) (Iref) , N
 MOS (NM4) (Iref) , NMOS (NM5) (Iref)

(30) I_1, I_2 가 가 $I_{1ref}, I_{2ref}, I_{3ref}$.

7 (D1, D2) (S1, S2, S3, S4) / (30) (S1, S4) (I1, I2)가 (D1, D2)가 (1, 0) , (I1, I2)가 I1 Iref가 , I2 2Iref가 .

8a 8d (D1, D2) 가
 8a 8d (41, 42, 43) (+) (-)
 (high) , (low) .

8a , (D1, D2)가 (0, 0) , 7 $I_1 = 2I_{ref}, I_2 = I_{ref}$, a
 $V_a = V_{dd} - 25 \cdot 2I_{ref}, b$ $V_b = V_{dd} - 50 \cdot 2I_{ref}, c$ $V_c = V_{dd} - 25 \cdot I_{ref}, d$ V_d
 $= V_{dd} - 50 \cdot I_{ref}$, (D1', D2') (0, 0)가 , V_{dd} .

8b , (D1, D2)가 (1, 0) , 7 $I_1 = I_{ref}, I_2 = 2I_{ref}$, a
 $V_a = V_{dd} - 25 \cdot I_{ref}, b$ $V_b = V_{dd} - 50 \cdot I_{ref}, c$ $V_c = V_{dd} - 25 \cdot 2I_{ref}, d$ $V_d =$
 $V_{dd} - 50 \cdot 2I_{ref}$, (D1', D2') (1, 0)가 .

8c , (D1, D2)가 (0, 1) , 7 $I_1 = 3I_{ref}, I_2 = I_{ref}$, a
 $V_a = V_{dd} - 25 \cdot 3I_{ref}, b$ $V_b = V_{dd} - 50 \cdot 3I_{ref}, c$ $V_c = V_{dd} - 25 \cdot I_{ref}, d$ V_d
 $= V_{dd} - 50 \cdot I_{ref}$, (D1', D2') (0, 1)가 .

8d , (D1, D2)가 (1, 1) , 7 $I_1 = I_{ref}, I_2 = 3I_{ref}$, a
 $V_a = V_{dd} - 25 \cdot I_{ref}, b$ $V_b = V_{dd} - 50 \cdot I_{ref}, c$ $V_c = V_{dd} - 25 \cdot 3I_{ref}, d$ $V_d =$
 $V_{dd} - 50 \cdot 3I_{ref}$, (D1', D2') (1, 1)가 .

9 6 (41, 42, 43) . 9 , (p
 reamplification) (411), (412), (413
) .

10a 10b 2 HSPICE 가

10a (Din1, Din2) 6 (S1, S2, S3, S4)
 (I1, I2) 가 10b (Va, Vb, Vc, Vd)
 (Dout1, Dout2) 가 10b a, b, c, d
 (low voltage swing) , 10a Din1 Din2가 (0, 1, 0, 1), (
 0, 0, 1, 1) , Dout1 Dout2가 (0, 1, 0, 1), (0, 0, 1, 1)
 가 .

, $3I_{ref} \cdot 25 V$ 가 , $I_{ref} 7mA$, $V_{bc}, V_{bd} V_{ba}$ 25
 0 . 10

, 11 13 3 .

11 3 CM-MVL(Current Mode Multi-Valued Logic)
 , 2

11 , 3 ,
 (50) .

가 , (Iref, 2Iref) ,
 (D1, D2) NMOS (NM2, NM3) ,
 (50) PMOS (PM1) NMOS (NM1) , PMOS (P
 M1) (Iref, 2Iref)

PMOS (PM2, PM3) .

MOS (PM1) (mirror) PMOS (PM1) NMOS (NM1) , PMOS PMOS (PM2, PM3) .

0.5Iref, 1.5Iref, 2Iref 3 (50) (NM4, NM5, NM6, NM7) , 3 (51, 52, 53) .

B (51) , (D2) (51) C (52) , A NOR (53) , NOR (53) NOR (D1) .

11 , 3 MOS (NM2, NM3)가 / MOS (5) 가 가 3 . , MOS 2.5V , (low) 가 , MOS 가 .

12 (D1, D2) , Inverter1 (51) 가 , Inverter2 NOR (53) 가 .

13 (D1, D2) 00, 10, 01, 11 , A, B, C SPICE 가 .

14 18 4 .

4 3

4 3 .

14 , 4 , ,

3 가 , (I, 2I, 4I) , (D1, D2, D3) ('lin') NMOS (NM2, NM3, NM4) PMOS (PM1) NMOS (NM1) (I, 2I, 4I) , PMOS (PM1) PMOS (PM2, PM3, PM4) , (PM1) NMOS (NM1) , P (PM1) (mirror) I, 2I, 4I PMOS (PM2, PM3, PM4) N (PM2, PM3, PM4) NMOS , NMOS

0.5I, 1.5I, 2.5I, 3.5I, 4.5I, 5.5I, 6.5I 7 NMOS (NM6, NM7, NM8, NM9, NM10, NM11, NM12) , 7 (60) 7 PMOS (PM6 PM12) 7 NMOS (NM6 NM12) (A, B, C, D, E, F, G) (60) PMOS (PM5) NMOS (NM13)가 .

(60) 7 (A, B, C, D, E, F, G) 3
 (D1, D2, D3) , D1=/AB+/CD+/EF+/G , D2=/BD
 +/F , D3=/D 가
 (60) (61) B (67)
 , C 가 (62) , D (68) E (6
 5) , (63) D , F (69) D 가 B (71) 가 (6
 , (D3) F 가 (70) (66) , (70)
 가 (73) (73) (D2) G
 (64) , (67, 68, 69) (72)
 (72) (D1)

4 , MO
 S (NM2, NM3, NM4)가 , 3 (D1, D2, D3) MOS
 , 0.5mA 3.5mA 가 , I 0.5mA , MOS
 , 가 / , 가 .

4 ,
 I 7I (NM5) 7 NMOS (NM6 NM12)
 4.5I, 5.5I, 6.5I 가 PMOS (PM6 PM12) 0.5I, 1.5I, 2.5I, 3.5I,
 MOS (NM6 NM12) (A, B, C, D, E, F, G) PMOS (PM6 PM12) N
 2.5V (high) , (low) , MOS
 가

15 (D1, D2, D3) , (A, B, C, D, E, F, G) , (D1, D2, D3)
 가

16 18 4 HSPICE
 20MHz 가 ,
 100

16 3 (D1, D2, D3) (D1, D2, D3)
 NMOS (NM2, NM3, NM4)가 0 7I 가

17 가
 5V, 0V A, B, C, D, E, F, G

18 4 (delay)가 8ns
 , 4 100 MHz 가 , MOS
 , 19 22 5

5 2 가
 5

19 5 가 , 20 5
 가 2 (D0D1) , 가
 , 가

19 (current mirror) (M1, M2) (sink) (source) (current mirror)
(M12, M14, M15) (M13) (M4, M5, M6, M7) (R1)
(M2) (M12, M14, M15) (M1, M2) 가 (M2) (M13)가 /
(M13) / (M2) 가 (M4, M5, M6, M7) (D1)가 /
(M2) (R1) 가 (D0) (D0)가 (high level) a b 가
(M4, M5) (M8, M10) (M6, M7) (M9, M11) (D1) (M8, M9)가 (D1)가
(D1)가 (M10, M11)가 (D0)가 (low level) b a
(M6, M7)가 (M4, M5) (R1)
가
21 b a b (D0D1) 21 (common voltage) a
(COM) (self-biased differ (M22~
20 ential amplifier) (M16~M21) (COM) M25, M36~M39)
(M16~M21) (R1) (a, b) (M16~M21) -
(M16~M21) (M16~M21)
(OUT0) (OUT0) (OUT1)
(COM) (R1) (a, b) (OUT1)
22 20 (R1)
a b
5 (common voltage)
, LVDS 2
, TMDS 2
2
3
2 3 QXGA(2048X1536) 가 (noise)

(57)

1.

2

,

2.

1

,

2

,

1

1

,

1

1

2

2

;

;

,

3.

2

,

1

2

MOS

4.

2

,

2

,

1

1

2

,

1

2

가 가

5.

2

,

,

1

;

2

;

3

;

,

2

3

,

1

6.

1 ; 1 ,
2 3 ; 1 ,
4 5 ; 2 5 가 ,
4 , ;
2 5 ;
, ,
. 7.
6 , ,
, 1 2 3 1 2 ,
3 ,
. 8.
7 , 1 3 가 ,
(preamplifier),
. 9.
, 1 2 ; 1
2 ;
1 2 ; ,
3 5 3 4 7 , 3 ,
. 10.
9 , 1 5 1Iref, 2Iref, 0.5Iref, 1.5Iref, 2 Iref
. 11.

9 ,

,

가

1PMOS

NMOS

; ,

PMOS

, 1 2

2 3 PMOS

.

12.

3

,

1

3 NMOS

;

1

3 NMOS

; ,

7

4

10 NMOS

, ,

7

7

.

13.

12

,

,

PMOS

NMOS

, 3

PMOS
PMOS

.

14.

,

,

,

가 가

,

.

15.

14

,

1

;

2

;

;

1 가 3 ; , 가 ,

4


16.

14 ,

- , ; ,





17.

16 ,





2



D1	D2	I_R	$V_a - V_b$
0	0	$-I_D$	$2I_R \times R$
0	1	$-2I_D$	
1	0	I_D	
1	1	$2I_D$	




4a




4b




5a




5b




5c




5d



5e




6




7

I1	I2	S1	S2	S3	S4	D2	D1
$2I_{ref}$	$1I_{ref}$	off	on	on	off	0	0
$1I_{ref}$	$2I_{ref}$	on	off	off	on	0	1
$3I_{ref}$	$1I_{ref}$	on	on	on	off	1	0
$1I_{ref}$	$3I_{ref}$	on	off	on	on	1	1


8a




8b




8c




8d




9




10a



10b




11




12


입력		A	B	C	Inverter1	AND+OR	Inverter2
D1	D2						
0	0	H	H	H	L	H	L
1	0	L	H	H	L	L	H
0	1	L	L	H	H	H	L
1	1	L	L	L	H	L	H

13







16




17




18




19




20



21



22



专利名称(译)	具有数字接口发送/接收电路的平板显示设备		
公开(公告)号	KR1020030069783A	公开(公告)日	2003-08-27
申请号	KR1020020074687	申请日	2002-11-28
[标]申请(专利权)人(译)	三星电子株式会社		
申请(专利权)人(译)	三星电子有限公司		
当前申请(专利权)人(译)	三星电子有限公司		
[标]发明人	SOUK JUNHYUNG 석준형 LEE SEUNGWOO 이승우 KIM JONGSEON 김중선 CHOI MYUNGRYUL 최명렬		
发明人	석준형 이승우 김중선 최명렬		
IPC分类号	G09G3/36		
优先权	1020020009354 2002-02-21 KR		
其他公开文献	KR100900545B1		
外部链接	Espacenet		

摘要(译)

本发明涉及平板显示装置中的图形信号产生模块和液晶显示模块，包括液晶显示器等，液晶显示模块内的定时控制集成电路和数字数据发送 - 接收电路。第一电流发生器和第二电流源可以形成在本发明的数字数据发送器 - 接收器电路中。并且根据第二电流源是输入数据的低秩比特状态，是或否供应被控制。在其中包含第一和第二电流源的节点中，发送端连接。并且根据输入数据的高位位状态确定两个电流源的电流传输路径。发送端的信号通过传输线传送。并且终端电阻连接在传输线中。根据接收端悬挂在终端电阻上的电压，检测输出数据。本发明的数字数据发送器 - 接收器电路可以在一个时钟时期内发送2比特的数据。与传输电压的模式相比，它在噪声方面表现良好。它对长距离传输有效。数字接口，LVDS，TMDS，当前的交付模式。

