

(19)  
(12)

(KR)  
(A)

(51) . Int. Cl. 7  
G09G 3/36

(11)  
(43)

2001 - 0062081  
2001 07 07

(21) 10 - 2000 - 0072650  
(22) 2000 12 02

(30) 1999 - 345344 1999 12 03 (JP)

(71)	가	가
	가	
	5	7 1

(72) 5 7 1 가 가

(74)

2

(54)

1  
2 (2) (4)  
3 2 (4)  
4 2 (10 - 1 4)  
5 4  
6 5 (11)  
7 6 (21)  
8a 8d 1  
9 1 (1) EMI  
10  
11 (1) EMI

< >

1 :

2 :

3 - 1 4 :

, CRT (Cathode Ray Tube)  
[],

10



BUS1 48

가

1

가

2

1

3

가

1

1

가

1

1

2

2

2

2

4

3

2

3

1

5

4

1

4

6

5

(1/2)

1

1 , 2 (1) 24 BUS  
 - A1 24, BUS - B1 24, BUS - C1 24, BUS - D1 24 4  
 , 3 - m(m 1 ) (2) ,  
 BUS - C1 24, BUS - D1 24 ,  
 ( , SD ) . (1) SD3 - m , 1 SD  
 , 1 , m SD3 - m (1) 1280 , 1 SD 128, S  
 D m 10 . 10 SD3 - 1 10 , 3 - 1 1 SD, 3 - 2가 2 SD, 3 - 3  
 3 SD, 3 - 4가 4 SD , 5 10 SD3 - 5 10 . , SD3  
 - I 10 , 1 (R), (G), (B) 3 , 1 SD 128 3 384  
 , 1 384 1 .

1 (2)가 BUS - A1 24 BUS - B1 24 , 24  
 , SD3 - 1 10 SD3 - 1, 3, 5, 7, 9 . 가 , (2)가  
 INV - A, INV - B CLK1 SP1 , SD3 - 1, 3, 5, 7, 9 .  
 , (2)가 BUS - C1 24 BUS - D1 24 , 24 , SD3 -  
 1 10 SD3 - 2, 4, 6, 8, 10 . 가 (2)가  
 INV - C, INV - D CLK2 SP2 , SD3 - 2, 4, 6, 8, 10 .  
 , 1 SD3 - 1, 3, 5, 7, 9 SD3 - 2, 4, 6  
 , 2 , CLK1 CLK2 1 2  
 1 24 BUS - B1 24 가 2 .  
 , BUS - A1 24, B1 24, C1 24, D1 24 24 , (R), (G), (B)  
 8 , R, G, B 256 가 .  
 , 1 , (1) .

, SD3 - 1, 3, 5, 7, 9 (2) CLK1 BUS - A1  
 24, BUS - B1 24, INV - A, INV - B 가 , 가 SP1  
 . . INV - A , 가 BUS - A1  
 24 , . INV - B , 가 BUS -  
 B1 24 . . INV - A, INV - B ,  
 SD3 - 1, 3, 5, 7, 9 BUS - A1 24, BUS - B1 24 .

, SD3 - 2, 4, 6, 8, 10 (2) CLK2 BUS - C1  
 24, BUS - D1 24, INV - C, INV - D 가 , 가 SP2  
 . . INV - C BUS - C1 24  
 , 가 . INV - D BUS - D1 24  
 . . SD3 - 2, 4, 6, 8, 10 , INV - C, INV - D  
 BUS - C1 24, BUS - D1 24 .

, SD3 - 1 10 , (1) ( )가  
 , D1 24 . BUS - A1 24, BUS - B1 24  
 , (1) SD3 - 1 10 . BUS - C1 24, BUS -  
 , 2 7 , (2) (4) 가 (1)

, 2 (2) (4) 4 A D (4) A D가, 2  
 , B1 24, BUS - C1 24, BUS - D1 24 INV - A D . BUS - A1 24, BUS -  
 A D (10 - 1 10 - 4) A D

. (10 - 1 10 - 4) , 96 BUS1 96 , 24 4 (10 - 1)  
 , BUS25 48 . BUS1 96 , BUS1 24 . BUS49 72  
 (10 - 3) , BUS73 96 . (10 - 4) . CLK1  
 . (10 - 1, 10 - 21) . CLK2 . (10 - 3,  
 10 - 4) . CLK1, 2 , (2)

, A (10 - 1) BUS1 24  
 , BUS - A1 24 . BUS - A1 24  
 , B D (10 - 2 4) , INV - A 「H」  
 BUS25 48, BUS49 72, BUS73 96  
 . BUS - B1 24, BUS - C1 24, BUS - D1 24  
 BUS - B1 24, BUS - C1 24, BUS - D1 24 . B D가  
 INV - B D 「H」

3 , CLK1, 2 BUS1 96, BUS - A1 24, BUS - B1 24, BUS - C1 24, BUS - D1 24  
 . 3 (a) 3 (c) . BUS1 48 CLK1  
 ( 3 PA1 3 ) . BUS - A1 24, BUS - B1 24 CLK1  
 ( 3 PB1 3 ) . 3 (d) 3 (f) .  
 , BUS49 96 CLK2 ( 3 PB1 3 ) . BUS - C1 24, BUS - D1 24  
 - C1 24, BUS - D1 24 CLK2 ( 3 PA1 3 ) .  
 3 (a), 3 (d) . CLK1 CLK2 (180 °)

, A D가 (2) BUS1 96 4 A D  
 , CLK1 CLK2 . A, B A, B  
 C, D . C, D

, 4 A D (2) 2 2

$$\begin{pmatrix} 10 & 1 & 4 \end{pmatrix} \quad , \quad \begin{pmatrix} 4 \end{pmatrix} \quad , \quad \begin{pmatrix} 10 & 1 & 4 \end{pmatrix}$$

4	,	2	.	(10 - 1 4)	BUS1	24, BUS25	48, B			
US49	72, BUS73	96	da1	24	,	CLK1, 2가	clk	.	,	
dd1	24가	.	.	(10 - 1 4)	BUS - A1	24, BUS - B1	24			
,	BUS - C1	24, BUS - D1	24	,	inv3	INV - A	D	.	11	
da1	24	dc1	24	24	가	(13	)	,		
			inv1	「H」				,	12	
inv2가	「H」		db1	24				.		
13 - 1	24	da1	24	clk				,	db1	24
D	,	14 - 1	24		dc1	24	clk	,		,
dd1	24	D	.	15, 16			inv1, inv2		clk	
,		inv2, inv3	D	.						

5 4 . (10 - 1 4)  
, clk 5 (a) , da1 24 24 5 (b) . 5 (b)  
, da1 24 24 1 , clk t1 24  
, 0 , t3 24 24 1 .  
, da1 24 24 1 , 5 (c) , t4 24 , clk  
, t2 24 1 , 0 , , 24 1 , 24  
, 1 .

5 (d) (12) dc1 24 , 5 (e) D  
 (15) inv2가 「H」 db1 24 가, (12)  
 0 1 . 5 (b) da1 24 5 (d) dc1 24가  
 (11) , t1 da1 24가 0 dc1 24  
 가 , (11) inv1 「H」 .  
 (11) inv1 「H」 t2 D (15) inv2 「H」  
 . , t3 da1 24가 1 dc1 24 가  
 , (11) inv1 「L」 , t4 D (15)  
 , inv2 「L」 .

5 (f) D (14 - 1 24) dd1 24 , 5 (d)  
dc1 24 ↗ clk , 1 . , 5 ( g) D (16) inv3 , da1 24 0 1  
dd1 24 t4 t5 「H」 ↗ .

1 24 , 6 (11) . , 2  
EOR(Exclusive OR) (23) , 4 da1 24 dc1 24

, , dc1 24 da1 24  
 , 22 24 EOR (23) AND (24) 13  
 13 AND (24) 13 AND (24) 13  
 (25) 가 . inv1 「H」 , 「H」 가 A1 24 「H」 OR  
 12 inv1 「L」 .  
  
 7 (21) 1 da1 24, dc1 24  
 (21) A1 24 dan, dcn, EOR (23) An n(n 1 24 ) , 2 4  
 n, dcn , 2 5, 23 An 「H」 가 da  
 가 13 , inv1 「H」 가 .  
  
 8a 8d (4) , 4 A D , A D  
  
 , , 24 , , 2  
 12  
  
 8a 8d , 1 2 4 n(n 1 24 ) , 2  
 1 Xn, 3 Yn, 4 3  
 Yn Zn .  
  
 , 8a 8d Xn, Yn, Zn , , Xn ,  
 Yn 24 12 1 , 24 , , 8a  
 . 2 , 24 , , 8b 8d  
 , 12  
  
 , 8a Xn 「L」 , , Yn 1 7, 13 17 12 가 「H」  
 . 8a , 24 가 Zn , ,  
 12 가 , 24  
  
 , 8b Xn 「L」 , , Yn 1 7, 13 17 12 가 「H」  
 . 8a , 12 8b , , 12 7  
 가 , 1 12 Zn Yn , , 13 24 5  
 1 12 , , 13 24 5  
 , 8 12 5  
 2 13 17 5  
 10 가 , 24

가 , 8c , 1 12 yn Zn  
 , 9 12 4 13 16 5 8 가  
, 24 4 .

, 8d , 1 12 Yn Zn , 10 12 3 13 15 3 6 가 , 4 6 , 1/2 .

, 8a 8d , , 96 24 BUS1 96 4 2 A D , 24 , R, G, B 8 24 , 8

, 256 3 , 가

, (4)

, 25%

가

가

, 11 , 9 EMI (1) , EMI

9 11 , 가 (MHz)  
 (dB) . 9 11 EMI  
 , 40 230MHz 10dB

EMI

, EMI , 가 EMI  
가 , .

EMI  
EMI  
가  
가

(57)

1

가

2.

1

3.

가

1  
2

가

1

1

2

2

가

2

1

2

4.

3

2

3

1

, 3

4

5.

4


1 4


6.


5

,


(1/2)


















4



5

(a)  $c \mid k$ (b)  $d_a 1 \sim 24$ (c)  $d_b 1 \sim 24$ (d)  $d_c 1 \sim 24$ (e)  $inv2$ (f)  $dd 1 \sim 24$ (g)  $inv3$ 

6



n	1	2	3	4	5	.....	22	23	24
dan	H	H	L	H	H	.....	H	H	H
dcn	H	L	H	L	L	.....	H	L	H
An	L	H	H	H	H	.....	L	H	L

8a

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
Zn	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
Xn	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	
Yn	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
Zn	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	

8b


$n$	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
$X_n$	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	
$Y_n$	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
$Z_n$	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	


8c


n	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
x <sub>n</sub>	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	
y <sub>n</sub>	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
z <sub>n</sub>	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	
	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	

8d

n	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
Xn	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	
Yn	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
Zn	L	L	L	L	L	L	L	L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	







专利名称(译)	液晶显示装置的驱动电路		
公开(公告)号	<a href="#">KR1020010062081A</a>	公开(公告)日	2001-07-07
申请号	KR1020000072650	申请日	2000-12-02
申请(专利权)人(译)	日本电气有限公司sikki		
当前申请(专利权)人(译)	日本电气有限公司sikki		
[标]发明人	NISHIMURA MITSUHISA		
发明人	NISHIMURA, MITSUHISA		
IPC分类号	G09G3/36 G02F1/133 H04N G09G H04N9/30 G09G3/20 H04N5/66 G02F		
CPC分类号	G09G2310/027 G09G2320/0209 G09G2310/0297 G09G3/3614		
代理人(译)	CHANG, SOO KIL CHU , 晟敏		
优先权	1999345344 1999-12-03 JP		
其他公开文献	KR100368702B1		
外部链接	<a href="#">Espacenet</a>		

### 摘要(译)

对于利用液晶面板传输图像数据的液晶显示装置的驱动电路，实现了液晶显示装置的驱动电路，该驱动电路减少了从总线传输的数据的每个位值的变化量。在控制器(2)具有数据信号的情况下，该数据信号是在输出端口4的总线输出中产生的极性的变化，其大部分反转了前一数据信号的极性。它从各输出端口向总线输出各自的数据BUS-A1~24，BUS-B1~24，BUS-C1~24，BUS-D1~24。此外，控制器(2)输出极性反转信号INV-A~D，其在输出端口4处示出输出数据信号的极性反向变为总线。它比传输的数据信号少一半(1/2)数可以减少输出到总线的极性变化量。液晶显示器，液晶面板，图像数据，总线，源极驱动器。

