

(19)(12)(KR)(A)

(51) 。 Int. Cl. ⁷ G02F 1/133	(11) (43)	10-2004-0062151 2004 07 07
(21)	10-2002-0088478	
(22)	2002 12 31	
(71)	.	20
(72)		201 606
(74)		
:		
(54)		

가 , 2
가 , 가 .

7

- 1가 .
- 21 , 가 .
- 3 .
- 43 , .
- 54 , .
- 6 .
- 7 .
- 87 , .

9a 3- 가 .

9b 6- 가 .

10 7 , 1 .

11a 11c .

*** ***

131: 132:

133: / 134:

135: 140:

, (dots inversion) .

, (matrix) , .

(active) ;
(integrated circuit : IC) .

, (color filter) , .

가 . , 가
가 , .
,
,
.

1 , 1 ,
가 .

가 , 가

가 ,
.

가

가

가

가

가 가

가

가

가 가

가 가

가 가

/ (positive/negative)

가

1

가

1

(101)

(103)

(100) ,

(100)

(Vcom)

(102)

(104)

가

2

1 2
(103)
(101)(Vcom)
(100)
(100)

가

가

(V_G)가(V_{DATA})
(frame)

tive) , n (V_G)가 가 (100) - (posi
 tive) , (V_{DATA}) (104) 가 (positive) (V_{DATA}) (c
 harging) , 2 (100) - (102) (104)
 (V_P)

(V_G)가
(100)

(100)가 -

(V_P)

가

(V_P)

(104) (V_G) 가 (V_P) 가 (100) -

, n+1 (negative) (V_{DATA}) (104)

, n+1 (V_P) (V_{com}) (100)
- , - n (V_P)

, (V_P) n+1 (V_P) (V_P) 2 (V_{DATA})

(frame)

(line)

(flicker) (cross talk)

3

3 (DL1~DLn) (40) (1) (GL1~GLm) (DL1~DLn) (GL1~GLm)
(10) (10)

(10) (GL1~GLm)가 (GL1~GLm)
, (DL1~DLn)가

, (DL1~DLn) (40) (GL1~GLm)가 (20)
(30)가

4 (30)
(data output enable signal, DOE1) N-bit (DIGITAL[R,G,B])
(shift register, 31) ; (DOE1) (POL1)가
(31) (CS1)가 N-bit (DIGITAL[R,G,B])
(sampling) (latch, 32) ; (32)
N-bit (DIGITAL[R,G,B]) / (digital to analog c
onverter, 33) ; (DOE1) (POL1)가 /
(33) (40) (DL1~DLn) (output buffer, 34)

5 (30)

5 (POL1) (DOE1)가 (30)

(POL1) (DOE1) (30)
(DOE1) () (data signal, DS1)
(30) (DS1) 3
(+) (-)가


, (DOE1) ()가
()
,
,
,
6 (+)
(-) 가
(+) (-) 가
, 가 가
,
가 가 ,
,
,
;
/
;
/
2 가
.
.
7
(DOE11) N-bit (DIGITAL[R,G,B])
(131) ; (DOE11) (POL11) 가 ,
(131) (CS11) 가 N-bit (DIGITAL[R,G,B])
(132) ; (132) N-bit (DIGITA
L[R,G,B]) (DS11 DS1n) / (133) ;
(DOE1) (POL1) 가 / (133) (DS11 DS1n)
(140) (DL11~DL1n) (134) ; 1 (DOE11') 가
(134) (DL11~DL1n) (DS11 DS1n)가
2 (DL11 DL1n) 가 (135)
8 7 (135) 1 (DOE1
1') (DL11 DL1n) (DS11 DS1n) 1
(DS11) 2 (DS12)가 1 (DL11) 2 (DL12)
, 1 (DS11) 2 (DS12)가 2 (DL12)
) 1 (DL11)
가 , 3 (DS13) 4 (DS14) 3
(DL13) 2 (DL14) , 4 (DL14) 3
(DL13)
, (135) 9a 9b
2 가
9a 3- 가 , 9b 6-
가

10 (135) 가 1 (DOE11') ,
1 (DOE11') (DOE11)
(+) (-) 11a 가
, 가 가
(135) 2
11b 가
(135) 11c 가
2


2 가 , 가
가

- (57)
- 1.
- 2.
- 3.
- 4.
- 5.


1




2




3



4






5




6


+	-	+	-	+	-	+	-
-	+	-	+	-	+	-	+
+	-	+	-	+	-	+	-
-	+	-	+	-	+	-	+
+	-	+	-	+	-	+	-
-	+	-	+	-	+	-	+
+	-	+	-	+	-	+	-
-	+	-	+	-	+	-	+




10




11a



11b



11c



专利名称(译)	液晶显示面板的驱动装置		
公开(公告)号	KR1020040062151A	公开(公告)日	2004-07-07
申请号	KR1020020088478	申请日	2002-12-31
[标]申请(专利权)人(译)	乐金显示有限公司		
申请(专利权)人(译)	LG显示器有限公司		
当前申请(专利权)人(译)	LG显示器有限公司		
[标]发明人	SONG HONGSUNG 송홍성		
发明人	송홍성		
IPC分类号	G02F1/133		
代理人(译)	PARK , JANG WON		
其他公开文献	KR100919203B1		
外部链接	Espacenet		

摘要(译)

本发明涉及液晶显示器。并且从数据驱动器输出的数据信号的极性在显示面板中被指示为点反形成切换单元，该切换单元切换以交替数据线，该数据线是与水平方向上的数据驱动器的输出端子相邻的数据信号。2的周期和应用的组织应用于线反转方法。

