

(19) (KR)  
(12) (B1)

(21) 10-2001-0045113 (65) 10-2002-0013714  
(22) 2001 07 26 (43) 2002 02 21

(30) JP-P-2000-00231392 2000 07 27 (JP)

$$(72) \quad 1 \quad 5-1 \quad \text{가} \quad \text{가}$$

## 1 5-1 가 가

## 1 5-1 가 가

1 5 1 가 가

가 가 292 가

(74)

1

(54)

가

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36

1 :  
7-1 7-8 :  
8 :  
9 :  
10 :  
11 :  
13 :  
14 :  
15 :  
19 :  
20 :  
22, 24 :  
23, 25 :  
26 :  
27 :  
28 :  
29-1 29-8 :

, 11-337909  
,

가 가

, 11-337909 (scene)

가

가 DVD , OA

가 ,

,

,

,

,

,

,

,

, 2 N (N )

2 N

,  
2 N

가

가  
가

1 1 20 , 1280×RGB×1024 (100) RGB 256 , 1  
638400 , (1) (100) (3) (4) (7-1) 7-8) 256 ,  
, (2) (5) , (6) (7-1) 7-8) 8 (18) , (8) (9)  
480 , (10) (12) (13) , (13) , (16)  
, (11) , (15) (17), 1280×RGB×1024 (15) (19) (20)  
, (14) , (15) (19) (22) (24) (26)  
(21) , (5) (4) (25) (28) (29-1) 29-8) (26) 1280×RGB×1024 (16) (27) (10)  
(23) , (24) , (25) (19) (29-1) 29-8) (26) 1280×RGB×1024 (16) (27) (10)  
(24) , (25) (28) (29-1) 29-8) (26) 1280×RGB×1024 (16) (27) (10)  
, (30) . , 2, 3 5 , 6, 7, 8 , 4  
. 9 , , 12 , , 10 , , 11 , , 13  
18 , , 19, 20  
2 가  
3 , , 1 (1) (7-1) 7-8), (26)  
9) , RGB N (8 ) 2 (1) 2 N (N (7-1) , RGB 256 )  
, (7-1) 7-8) 1, 4 (2) (2) (5)  
가 (7-1) 가 (1) 가 (7-1) RGB 2 (3) , 1 , 8  
0 480 (7-2) (7-3) 7-8) (7-1) (7-1) (31-1) (自段) , , (7-  
2) 가 A22 (4) , , (4)  
B24 , , A22 1 (19) (29-1) 29-8) 1 (16) (26)  
, (9) (28) (1) FLM 2 , 3 CL3  
1 CL3 1024 1024 , , FLM  
, , (7-1) 7-8) (7-1) 7-8) (10)  
(29-1) 29-8) (16) (16) (8) (17)  
V0 V8 9 , (18) V9 V17 9 (5, 6, 7, 8) (15)  
2 N (256) , , 2 N (256) , , , , (202-1, 20  
(15) , , (201-1, 201-2) , , (202-1, 20  
2-2) , , (17, 18) , ,  
VS0 VS255 256 , , (203-1, 203-2) , , (202-1, 202-2)  
, , (204-1, 204-2) , , (205-1, 205-2)

	(204-1, 204-2)		256	(VG0	VG 255)	(16
)	,	.	.	.	.	.
	VS0	VS31	(17), 32	(18)	,	6
2	VS63	32	, VS0	VS255	V1 V2	V0 V1 32
	V17)	가	256	.	V2 V8	가 32
	(203-1, 203-2)	.	.	.	(202-1) 256	VS3
	(202-1, 202-2)	.	.	.	(201-2) 256	(18: V9
6	VG0	VG31	32	(205)	V1B V7B	V1B 32
B	32	.	.	VG32	V0 (203)	V1B V2
	.	.	.	VG63	32 (203)	VG223
	VG0	VG255	.	VG224	V2B (203)	V1B
(204-1, 204-2)	.	.	.	VG255	32 (205-2)	VG223
6	(205)	.	.	.	가	V1B
1	1	.	.	.	,	V7B
64	64	1	.	.	V2B	VS0, VS1
VS34	VG158	64	1	.	.	VG63
VS64, VS66	VG190	64	1	.	.	VS0, VS2
VS98, VS100	VG224	64	1	.	.	64
V6B	VS129, VS131	VG255	64	1	.	VG126
V7B	VS192, VS193	VG255	64	1	.	VS32,
,	6	(207, 208)	.	V0, V8	,	V5B
B1	B6	7	.	(205)	7, 8	.
48	W6	8	가	(14)	VG8, VG16, VG24, VG40, VG48, VG56	V0
8	W1	.	.	(205)	가	VG200, VG208, VG216, VG232, VG240, VG
,	.	(207, 208)	.	(14)	가	V
,	V8	.	.	(205)	.	V0
36	.	.	(1)	.	.	(13) 48
,	10	.	.	9	9	6
NO.10	,	NO.1	NO.9	B1	B6, W1	10
,	RE[7:0], GO[7:0], GE[7:0], BO[7:0], BE[7:0]	.	.	W6	W6	10
,	BE[5:0]	36	0	.	,	10
,	0	4	.	.	V1B	RGB 8 2 RO[7:0]
,	RS	.	.	.	V7B	.
2	.	.	.	.	.	.
,	12	.	.	.	.	.
.	.	가	가	.	.	.
,	11	5	.	0 P0	4 P4	RS
,	,	,	.	.	.	.
13	,	,	가	13	18	.
,	0	31	.	.	32	0 255
,	32	255	.	.	31	.
,	.	.	.	.	.	.













(57)

1

1

1

2

1

3.

1 ,  
1 256

4.

1 ,  
2 256

5.

1 ,  
1 , 32  
256

6.

4 ,  
2 32  
256

7.

2 , 가 가  
2

8.

2 , 가 가  
2

9.

2 , 가  
2

10.

11.

1 , 1 1  
1

12.

1 , 1  
1

13.

1 ,

14.

, , , 1 ,  
1 , , , 2  
, , 2

15.

16.

14 , 1 1  
1

17.



,  
1  
1  
1  
1  
**32.**

**33.**

31 ,

**34.**

31 , 1 1


**35.**

31 , , 1  
, 1


**36.**

31 ,


1




2




3




4




5






7



8




9


NO	포트	RS	P4~0	테이터 비트						내용
				B6	B5	B4	B3	B2	B1	
1	0	0	P0							B1~B6
2	1	0	P1							W1~W6
3	2	0	P2	D5	D4	D3	D2	D1	D0	V1B 설정
4	3	0	P3	D5	D4	D3	D2	D1	D0	V2B 설정
5	4	0	P4	D5	D4	D3	D2	D1	D0	V3B 설정
6	0	1	P0	D5	D4	D3	D2	D1	D0	V4B 설정
7	1	1	P1	D5	D4	D3	D2	D1	D0	V5B 설정
8	2	1	P2	D5	D4	D3	D2	D1	D0	V6B 설정
9	3	1	P3	D5	D4	D3	D2	D1	D0	V7B 설정
10	5	—	—	RS	P4	P3	P2	P1	P0	제어 레지스터

P4~P0='1': 대응하는 제어 레지스터에 대한 기입을 실시  
 P4~P0='0': 대응하는 제어 레지스터에 대한 기입을 행하지 않는다  
 RS='0': B1~B6, W1~W6, V1B~V3B의 제어 레지스터를 선택  
 RS='1': V4B~V7B의 제어 레지스터를 선택


10




11




12




13






14




15







19




20




21




22




23




24




25








27




28







31




32




33



34





NO	어드레스	내용						내용
		B6	B5	B4	B3	B2	B1	
1	0	B6						B1~B6 설정
2	1	W6	W5	W4	W3	W2	W1	W1~W6 설정
3	2	—	S4	S3	S2	S1	S0	V1B 설정
4	3	—	S4	S3	S2	S1	S0	V2B 설정
5	4	—	S4	S3	S2	S1	S0	V3B 설정
6	5	—	S4	S3	S2	S1	S0	V4B 설정
7	6	—	S4	S3	S2	S1	S0	V5B 설정
8	7	—	S4	S3	S2	S1	S0	V6B 설정
9	8	—	S4	S3	S2	S1	S0	V7B 설정

专利名称(译)	显示驱动设备和显示设备		
公开(公告)号	<a href="#">KR100432290B1</a>	公开(公告)日	2004-05-22
申请号	KR1020010045113	申请日	2001-07-26
[标]申请(专利权)人(译)	日立HITACHI SEISAKUSHODBA		
申请(专利权)人(译)	株式会社日立制作所		
当前申请(专利权)人(译)	株式会社日立制作所		
[标]发明人	NITTA HIROYUKI 닛따히로유끼 FURUHASHI TSUTOMU 후루하시쓰또무 KIMURA MAKOTO 기무라마꼬또 KOSHI HIROBUMI 고시히로부미 MAEDA TAKESHI 마에다다깨시		
发明人	닛따히로유끼 후루하시쓰또무 기무라마꼬또 고시히로부미 마에다다깨시		
IPC分类号	G02F1/133 G09G3/36 G09G3/20		
CPC分类号	G09G3/2011 G09G3/2018 G09G3/3614 G09G3/3688 G09G3/3696 G09G2310/027 G09G2320/02 G09G2320/0276		
代理人(译)	Jangsugil		
优先权	2000231392 2000-07-27 JP		
其他公开文献	KR1020020013714A		
外部链接	<a href="#">Espacenet</a>		

### 摘要(译)

目的：通过为数据驱动器提供灰度控制寄存器，提供一种具有图像数据的最佳灰度控制的液晶显示装置，其中可以使用数据总线设置液晶控制器，用于控制灰度电压产生电路。结构：数据驱动器具有灰度控制寄存器，并且从输入的参考电压在数据驱动器中产生参考电压。根据灰度控制寄存器的设置选择参考电压，以控制灰度电压。灰度控制寄存器由液晶控制器设置，使用数据总线传输显示数据，用于根据图像数据控制液晶控制器的灰度。©KIP&JPO 2002

