

(19)
(12)(KR)
(A)(51) 。 Int. Cl. ⁷
G09G 3/36(11)
(43)2001 - 0100794
2001 11 14(21) 10 - 2001 - 0008959
(22) 2001 02 22

(30) 2000 - 047164 2000 02 24 (JP)

(71) 가 가
가
가 4 6
가 가
3681(72) 1 5 - 1 가 가
3681 가 가

(74)

:

(54)

, 1 1 2 가 ;
1 ; 1
2 , , 2
; 2 ;
, 가 3 , 2 1 2
3 , 2 2 .

1

, , , ,

1

1

.

2

1

.

3

1

.

4

1

.

5

1

.

6

1

.

7

1

.

8

2

.

9

3

.

10

4

.

11

5

MOS

.

12

5

MOS

.

13

.

14

.

15

n MOS

.

16

MOS

.

17 CMOS

DC

.

18 (a) CMOS

, 18 (b) ~ 18 (d) CMOS

.

19

n MOS

p MOS

13

.

20 MOS .

21 20 (ϕ_{sig})

22 .

< >

3 :

4 :

5 :

6 :

7 :

8 :

9, 10 :

11 :

STN(Super Twisted Nematic) , TFT(Thin Film Transistor)

06 - 204850 (1994. 7. 22)

13

13 (Si) MOS

(06 - 204850) 4

13 (ϕ_1)가 CMOS (INV1) , CMOS (IN

V1) (ϕ_2)가 CMOS (INV2) .

CMOS (INV1) VCC VSS () p MOS
(, PMOS)(M5) , n MOS (, NMOS)(M6) .
가 , CMOS (INV2) VCC VSS PMOS(M7) , NMOS(M8)

, VDD VSS PMOS(M9) NMOS(M11) , PM
OS(M10) NMOS(M12)

, NMOS(M11) CMOS (INV2) ($\phi 3$)가 , NMOS(M12)
CMOS (INV1) ($\phi 2$)가 .

, PMOS(M9) PMOS(M10) , PMOS(M10) PMOS(
M9)

S VIN (INV1, INV2) , VCC ($\phi 1$) VCC VSS , CMO
($\phi 2$, $\phi 3$)

($\phi 2$, $\phi 3$) n MOS (M11, M12) , (VO
UT1, VOUT2) , VDD VSS ($\phi 4$, $\phi 5$)가

, ($\phi 2$)가 High (, H), ($\phi 3$)가 Low (,
L) , NMOS(M12)가 ON, PMOS(M9)가 ON, NMOS(M11)가 OFF, PMOS(M10) OFF
(VOUT2) (VSS) , (VOUT1) VDD가 .

가 , ($\phi 2$)가 L , ($\phi 3$)가 H , NMOS(M12)가 OFF, PM
OS(M9)가 OFF, NMOS(M11)가 ON, PMOS(M10)가 ON , (VOUT2) VD
D가 (VOUT1) VSS가 .

14 .

, 14 , (Si) MOS
, (06 - 204850) 1 .

14 CMOS (INV2)가 , NMOS(M11) CMOS
(INV1) ($\phi 2$)가 , VCC 가 , 13

14 , 13 (VOUT1, VOUT2)
($\phi 4$, $\phi 5$)가 H L , L H , PMOS(M9), NMOS
(M11), PMOS(M10) NMOS(M12)가 ON , PMOS(M9) NMOS(M11)
PMOS(M10) NMOS(M12) 가 .

, 13 , MOS (M5 ~ M8) 4
MOS (M9 ~ M12) , 8 MOS 가 , 가 , 14
6 MOS 가 , MOS

MOS $1000 \sim 2000 \text{ cm}^2/\text{V} \cdot \text{s}$,
 MOS $10 \sim 100 \text{ cm}^2/\text{V} \cdot \text{s}$,
 MOS $0.1 \sim 10 \text{ cm}^2/\text{V} \cdot \text{s}$.

MOS, 800

15 가 n MOS
 , 16 n MOS

VTH) -1V A (VTH) B (VTH) (VTH) +1V (

15 16 500 ~ 1100
 , CVD (,) (V
 GS) (, 5V) (ID) MOS (ID) (VTH)

, 13 14 MOS
 MOS (VCC)

17 CMOS

CMOS , CMOS H L , CMOS
 p MOS n MOS 가 ON OFF(OFF ON)가 ,
 CMOS p MOS 17 A n MOS (VTH)

, 17 B CMOS p MOS n MOS
 (VTH) 17 A - n MOS , 17
 C CMOS p MOS n MOS (VTH) 1
 7 A +

18 (a) ~ (d) CMOS

18 (a) CMOS , 18 (b) ~ (d) 17
 A ~ C , CMOS

CMOS 17 A , 18 (b)
 tDA , H (LHA) L (LLA)

, CMOS 17 B , 18 (c) , H
(LHB) tDA tDB , L (LLB) L .
, CMOS 17 C) , 18 (d) , H (LH
C) tDA tDC , L (LLC) L .
MOS MOS , MOS (VTH) , 16 , MOS (ID) .
2, 13) MOS (VTH) , CMOS (INV1, INV
2) (L) 가 , 가 () , (INV1, INV H
 $2/V \cdot s$, $80\text{cm}^2/V \cdot s$ n MOS , 60cm
19 p MOS , 13
19 , (φ5) (VTH) (VTH) , (φ5-1) NMOS
PMOS (VTH) -1V , (φ5-2) NMOS PMOS
(VTH) +1V .
19 , MOS (VTH) ,
, H .
lay) (縱線狀) H MOS , (中間調) (halftone disp
20 MOS .
MOS , 1 , (n-1)
G1 , (SR) , (φ sig)
, n , (n+1)
, .
(n-1, n, n+1) (φ sig) , 21
. (φPL, φNL) (LV1, LV2)
(φNH, φPH) .
(φPH) , (SR) NAND (NA1) , (φN) ,
(φNH) , (SR) NAND (NA2) (φN+1) .
(SH1, SH2) (φN, φN+1) (/φN, /φN+1; , /) ,
, n , (n+1) (φ sig) , (n-1)
(φm-1, φm, φm+1) .

, (LV1, LV2) MOS (V_{TH}) ,
 (LV1, LV2) (φ_{NH}, φ_{PH}) H , (φ_N,
 φ_{N+1}) H .

(φ_N, φ_{N+1}) H ,
 (φ_{sig}) (φ_{sig}) , (φ_N, φ_{N+1})
 .

, (ghost)가 ,
 .

, MOS , -
 (D/A) , 가 - 가 .

, 가 , ,
 .

가 ,
 .

.

, , .

, 1 ,

1 1 2 (swing) 가 ,

, 1 ,

1 , ,
 2 ,

2 ,

, 가 3 , 2

1 2 3 ,

2 2 가 .

, ,

1 1 2 가 ,

, 1 ,

1 , ,
2 , ,
2 , ,
1 , , 2
1 가 3 , ,
1 1 , 1 2 가 ON ,
1 3 , ,
2 , 1 2 가 OFF ,
3 , 2 가 .
, , , ,
, , , ,
1 1 2 가 ,
, n 1 ,
p 1 , ,
2 ,
2 , ,
3 , , 가
3 가 , 3
2 가 , 3 가 ON , 3
1 가 , 3 가 OFF ,
1 1 , 1 2 가 ON ,
1 3 , ,
2 , 1 2 가 OFF ,
3 2 가 .
, .
, , , .

[1]

1 1 .

1 , (enhanced mode) p MOS , PMOS(M1) NMOS(M3) 1 , PMOS(M2) NMOS(M4) 2 .

1 NMOS(M3) VSS () , VIN
($\phi 6$)가 가 .

($\phi 6$) VCC , VSS .

NMOS(M3) PMOS(M1) VDD ,

2 NMOS(M4) ($\phi 6$)가 가 , VCC .

NMOS(M4) PMOS(M2) VDD ,
PMOS(M1) , PMOS(M1) .

($\phi 8$) 2 PMOS(M2) .

1 2 NMOS(M3, M4) ,
(NMOS(M3) , NMOS(M4)
($\phi 6$) (VCC VSS) 가 .

VIN ($\phi 6$)가 H , NMOS(M3)가 ON, PMOS(M1)가 ON, NMOS(M4)가 OFF, PMOS(M2)가 ON , (VOUT) VDD .

($\phi 6$)가 L , NMOS(M3)가 OFF, PMOS(M1)가 OFF, NMOS(M4)가 ON, PMOS(M2)가 OFF , (VOUT) L ($\phi 6$)가 .

2 .

2 NMOS(M3, M4) $80\text{cm}^2/(\text{V} \cdot \text{s})$ n MOS , PMOS(M1, M2) $60\text{cm}^2/(\text{V} \cdot \text{s})$ p MOS

2 , ($\phi 8$) NMOS(M3, M4) PMOS(M1, M2)가 (V_{TH}) , ($\phi 8 - 1$) NMOS(M3, M4) PMOS(M1, M2) (V_{TH}) - 1V , ($\phi 8 - 2$) NMOS(M3, M4) PMOS(M1, M2) (V_{TH}) +1V .

2 , 19 , NMOS(M3, M4) PMOS(M1, M2) (V_{TH}) .

16 MOS , MOS (V_{TH}) ,
(ID) , MOS (V_{TH}) .

VIN) , NMOS(M3) , NMOS(M4) (
 (ID) (φ6)가 가 MOS (VTH)
 OS(M1, M2)) (V TH) , (NMOS(M3, M4) PM
 H
 , , 가 .
 , 15 , MOS (V TH) , 1
 , 13 가 .
 3 7 .
 3 1 .
 3 , (TFT)
 , 가 .
 4 1 , (Vbb) 가
 PMOS(M1) .
 4 , NMOS(M3) 가 PMOS(M1)
 .
 , Vbb .
 5 1 , NMOS(M20)
 .
 5 , NMOS(M3) NMOS(M20) NMOS
 , NMOS PMOS 가 .
 6 1 , NMOS(M21)
 .
 6 , NMOS(M21) MOS ,
 , 가 .
 7 1 , (D) .
 (D) (TFT) p , n
 , 7 가 .
 3 7 , 1 가 .
 [2]

8 2 .

8 , , p MOS , PMOS(M1) NMOS(M3) 1 MOS , PMOS(M2) NMOS(M4) 2 .

VCC , 1 NMOS(M3) , (φ6)가 가 , 2 NMOS(M4) , VSS (φ6)가 가 1 .

VIN , VIN (φ6)가 H , NMOS(M3) 가 OFF, PMOS(M1)가 OFF, NMOS(M4)가 ON, PMOS(M2)가 OFF , (VOUT) (VSS) .

, (φ6)가 L , NMOS(M3)가 ON, PMOS(M1)가 ON, NMOS(M4)가 OFF, PMOS(M2) 가 ON , (VOUT) (VDD) .

, 1 , (φ8)가 (φ6) (同相) , (φ8)가 (φ6) .

, 1 가 , 1 (PMOS(M1)) , 3 7 .

가, , 07 - 007414 (1995. 1. 10) .

22 (07 - 007414) .

22 PMOS(Q1) NMOS(Q2) VDD VSS .

, NMOS(Q2) VDD VSS 가 가 .

, NMOS(Q2) n MOS 가 .

22 n MOS (NMOS(Q2)) 가 , 가 22 .

, (07 - 007414) , 8 (NMOS(M3, M4) PMOS(M1, M2)) (VTH) , H .

[3]

9 3 .

9 , , p MOS , PMOS(M1) NMOS(M3) 1 MOS , PMOS(M2) NMOS(M4) 2 .

1 PMOS(M1) 가 2 PMOS(M2) (,
 (VOUT)) , 1 .
 , (VIN) (φ6)가 H , NMOS(M3)가
 ON, PMOS(M1)가 OFF, NMOS(M4)가 OFF, PMOS(M2)가 ON , (VOUT) (VD
 D)
 , (φ6)가 L , NMOS(M3)가 OFF, PMOS(M1)가 ON, NMOS(M4)가 ON, PMOS(M2)가
 OFF , (VOUT) (φ6) L .
 (φ8) , 1 가 ,
 (φ6) (φ6) .
 , 1 가 .
 , , 9 , NMOS(M3) PMOS(M1)가 ON
 , NMOS(M4) PMOS(M2)가 ON , 1 2 ,
 가
 , 1 1 () .
 NMOS(M3) NMOS(M4) (VIN)
 (φ6)가 가 , 14 .
 , MOS , MOS (VTH) ,
 , MOS (VTH) (ID) .
 , 14 MOS , CMOS
 (INV1) MOS (VTH) 가 ,
 () H (L) 가 가 .
 , NMOS(M3) NMOS(M4)
 (VIN) (φ6)가 가 , (NMOS(M3,
 M4) PMOS(M1, M2)) (V TH) H
 .
 [4]
 10 4 .
 10 , p MOS , PMOS(M1) NM
 n MOS 4 , PMOS(M2) NMOS(M4) 2 .
 OS(M3) 1 , PMOS(M2) NMOS(M4)
 1 NMOS(M1) 가 2 PMOS(M2) (,
 (VOUT)) , 2 .
 , VIN (φ6)가 H , NMOS(M3)
 가 OFF, PMOS(M1)가 ON, NMOS(M4)가 ON, PMOS(M2)가 OFF , (VOUT)
 (VSS) .

가 ON, (φ6)가 L, NMOS(M3)가 ON, PMOS(M1)가 OFF, NMOS(M4)가 OFF, PMOS(M2)
(VOUT) (VDD) .

(φ8) (φ6) 2 가 ,

3 가 , 1 2

가

1 1 () .

[5]

11 5 MOS

11 (SUB1) 800 (3)

(TFT) (3)

2 (D) 2 (G) .

(TFT) (TFT) ()

(common electrode)()

(TFT) (C LC) 가 .

(TFT) (前段) (G) 가 (C ADD)

(5) (G) (TFT) (G) (3) (TFT)

(4) (D) (TFT) (D) (3) (TFT)

(D) (3) (6)

(9, 10) (4), (5), (6) (7)

(7) MOS

(TFT) (SUB1)

(, 0 ~ 5V, 0 ~ 3.5V 0 ~ 3V) ,

MOS ()

IC

MOS, 1 (5),
 , 1 (G1) .
 , (4), (SH),
 (8) (D) .
 , (8) 가 1/12 , 1
 12 (D) 가 .
 , 1 (D) (6) (11)
 , (7) ,
 MOS (VTH) , (4)
 H .
 , , 가
 , .
 , MOS MOS
 , 12
 가 .
 12 MOS MOS
 , 11 (8) D/A (DAC) MOS , 11
 12 , D/A (DAC) , (TFT)
 ,
 가, D/A (DAC) (8) , (8)
 (7)가 , IC (8) .
 , MOS (VTH) , , D/A (DAC) (7)
 가 , 가 가 .
 , , 가
 , 11 (Electro Luminescence; EL)
 .
 , .
 (1)
 가 .

(2) ,
가 .

(3) , 가 .

(57)

1.

,

1 1 2 (swing) 가 ,

, 1 ,

1 ,
2 ,

2 ,

, 가 3 , 2

1 2 3 ,

2 2 .

2.

1 ,

1 3 n , 2 p
.

3.

1 ,

2 .

4.

1 ,

3 1 .

5.

,

1 1 2 가 , , 1 , 1 2 , 2 , 1 가 3 , 2 가 ON , 1 3 , 2 1 2 가 OFF , 3 2 .

3
2 가 , 3
1 가 , 3 가 ON , 3
가 OFF ,

1 1 , 1 2 가 ON ,
1 3 ,

2 , 1 2 가 OFF ,
3 2

9.


8 ,

1 .


10.

8 ,


2




2




3




4




5




6




7




8







10




11




12




(종래 기술)




(종래 기술)




15




16





17






19






21



22



专利名称(译)	电平转换电路和使用它的液晶显示器件		
公开(公告)号	KR1020010100794A	公开(公告)日	2001-11-14
申请号	KR1020010008959	申请日	2001-02-22
[标]申请(专利权)人(译)	日立HITACHI SEISAKUSHODBA 日立器件工程株式会社		
申请(专利权)人(译)	株式会社日立制作所 地伤装置工程可否让这个夏		
当前申请(专利权)人(译)	株式会社日立制作所 地伤装置工程可否让这个夏		
[标]发明人	OKUMURA HARUHISA ODE YUKIHIDE 오데유키히데		
发明人	오꾸무라하루히사 오데유키히데		
IPC分类号	G02F1/136 G02F1/133 G02F1/1368 G09G3/36 H03K19/003 H03K19/0185		
CPC分类号	G09G3/3648 G09G3/3677 G09G2300/0408 G09G2310/0289 H03K19/00384 H03K19/018571		
代理人(译)	CHANG, SOO KIL		
优先权	2000047164 2000-02-24 JP		
其他公开文献	KR100420455B1		
外部链接	Espacenet		

摘要(译)

第三电压高于第二电压，第一电压输入到输入端，输入端，第一晶体管，第二晶体管，负载电路连接在栅电极和第二晶体管的电源电压之间，以及第三电压输出晶体管。在第二电压输入到输入端子的情况下输出第二电压。关于输入端子，电平转换电路输入到第二电压，该第二电压低于来自第一电压信号的第一电压的电压。关于第一晶体管，栅电极连接到输入端子，源电极连接到地电位。关于第二晶体管，栅电极连接到第一晶体管的漏电极，源电极连接到电源电压，漏电极连接到输出端。对于第三晶体管，源电极连接到输入端子，并且其中漏电极连接到输出端子并且高于第二电压并且其中低于第一电压的DC电压施加在输入端子处。栅电极。电平转换电路，电平转换电路，导电型晶体管，负载电路，液晶显示器。

