

(19) (KR)
(12) (B1)

(51) Int. Cl.⁷
G09G 3/36

(45) 2004 03 02
(11) 10-0420455
(24) 2004 02 16

(21)	10-2001-0008959	(65)	10-2001-0100794
(22)	2001 02 22	(43)	2001 11 14

(30) 2000-047164 2000 02 24 (JP)

(73) 가 가
3681

가 가
가 4 6

(72) 1 5-1 가 가

3681 가 가

(74)

:

(54)

, 1 , 1 , 2 , 1 ; 가 ; 1
 ; 2 , , , , 2 ; 1 1 2 .
 3 , , , , 2 , 1 2 .

1 1
 2 1
 3 1
 4 1
 5 1
 6 1
 7 1
 8 2
 9 3
 10 4
 11 5 MOS
 12 5 MOS
 13
 14
 15 n MOS
 16 MOS
 17 CMOS DC
 18 (a) CMOS , 18 (b) ~ 18 (d) CMOS
 19 n MOS p MOS 13
 20 MOS
 21 20 (sig)
 22
 < >
 3 :
 4 :
 5 :
 6 :
 7 :
 8 :
 9, 10 :
 11 :

STN(Super Twisted Nematic) , TFT(Thin Film Transistor)

13 , , , 06-204850 (1994. 7. 22)
 , 13 (06-204850) 4 (Si) MOS

17 CMOS
 , CMOS
 p MOS p n MOS H MOS L
 CMOS CMOS 17 A
 , 17 B CMOS A
 (VTH) 17
 C CMOS A
 17 (a) ~ (d) CMOS
 18 (a) CMOS
 A ~ C , CMOS
 CMOS tDA 17 A , 18 (b)
 , CMOS tDA 17 B , 18 (c)
 (LHB) H tDB , L (LLB) L , H
 , CMOS tDA 17 C , 18 (d)
 C) H tDC , L (LLC) L , H (LH
 , MOS (VTH) (ID) 16 MOS
 , MOS (VTH) (ID) 16 MOS
 V2, 13 ()
 2) (L)
 60cm² /V · s
 19 (5)
 PMOS (VTH) +1V
 19 , MOS (VTH)
 , H MOS
 play) (縱線狀)
 20 MOS 1 (SR)
 1) G1 , (n+1) (n-1, n, n+1) (sig) , 21
 , (PL, NL) (LV1, LV2)
 (NH, PH) (SR)
 (PH) , (SR)
 (NH) , (SR)
 (N, N+1)
 (SH1, SH2) ,
 , n , (n+1) (LV1, LV2)
 (LV1, LV2) H (NH, PH)
 (N+1) (V TH) (m-1, m, m+1)
 , , (N,)

(N, N+1) H (sig) , (N, N+1)
 (sig) . (ghost)가 , ,

1 , 1 , 2 , 가 1 1 1 , 3 , 2 , 2 , 2 , 2 ,

ON 3, 2, 1, 2, 1, 2 가
OFF 3, 2, 1, 2, 1, 2 가

1 , 1 , 2 , n , 1 , 가 , 1 , 3 , ,

5 , NMOS , NMOS(M3) NMOS(M20) NMOS
 6 PMOS 1 가 , NMOS(M21)
 6 , NMOS(M21) MOS ,
 7 1 가 , (D) (D)
 7 (D) (TFT) 7 p , n
 3 7 , 1
 [2]
 8 2
 8 , n MOS , 4 p MOS , PMOS(M1) N
 MOS(M3) 1 , PMOS(M2) NMOS(M4)
 VCC , 1 NMOS(M3) , 2 (6)가 가
 VIN , 2 NMOS(M4) ,
 가 OFF, PMOS(M1)가 OFF, NMOS(M4)가 ON, PMOS(M2)가 OFF
 SS , (6)가 L , NMOS(M3)가 ON, PMOS(M1)가 ON, NMOS(M4)가 OFF, PMOS(M2)가
 ON , , (VOUT) (VDD)
 , , 1 , (8)가 (8)가
 , , , 1 (PMOS(M1)) , 3 , 7
 , , , , , , 07-007414 (1995. 1.
 10)
 22 (07-007414)
 22 PMOS(Q1) NMOS(Q2) VDD
 VSS , NMOS(Q2) VDD n VSS MOS 가
 , NMOS(Q2) 22 n MOS (NMOS(Q2)) 가 , , 22
 , , (07-007414) , 8
 NMOS(M3, M4) PMOS(M1, M2)) (VTH) , , H
 [3]
 9 3
 9 , n MOS , 4 p MOS , PMOS(M1) NMO
 S(M3) 1 , PMOS(M2) NMOS(M4)
 (VOUT)) 1 PMOS(M1) 2 PMOS(M2)
 , (VIN) , (6)가 H , NMOS(M3)가
 ON, PMOS(M1)가 OFF, NMOS(M4)가 OFF, PMOS(M2)가 ON
 (VOUT) (6) L , NMOS(M3)가
 F , , (6) , , 1 , , (VDD)
 , , , , , , 07-007414 (1995. 1.
 (8) , , (6) , , , , , ,
 , , , , , , 1 , , , , , ,
 , , , , , , 9 , , NMOS(M3) PMOS(M1)가
 NMOS(M4) PMOS(M2)가 ON , , 1 , 2 , , ON

, 1 1 NMOS(M3) () NMOS(M4) (VIN)
 (6)가 가 , MOS 14 , MOS (VTH) (VTH) (ID)
 (INV1) () H MOS (L) (VTH) (VTH) (ID)
 (VIN) (6)가 가 , NMOS(M3) 가 , NMOS(M4)
 M4 PMOS(M1, M2)) (V TH) (NMOS(M3, H
 [4]
 10 10 4 , p MOS , PMOS(M1) N
 MOS(M3) n 1 , PMOS(M2) NMOS(M4) 4 2
 (VOUT)) 1 , NMOS(M1) 2 PMOS(M2) (,
 가 OFF, PMOS(M1)가 ON, NMOS(M4)가 ON, PMOS(M2)가 OFF
 SS) , (6)가 L , NMOS(M3)가 ON, PMOS(M1)가 OFF, NMOS(M4)가 OFF, PMOS(M2)가
 ON , (VOUT) (VDD) 2 , 가 , 1 2
 (8) , (6) , 3 , 가 , 1 2
 가 , 1 ()
 [5]
 11 5 MOS
 11 , (SUB1) 800 , , (3)
 (TFT) , (D) 2 (G) ()
 , (TFT) , (TFT) (common electrode) (C LC) ()
 , (TFT) (TFT) (前段) (G) (G) (C ADD)
 (5) (G) (TFT) , (G) (3) (TFT)
 (D) (TFT) , (D) (3) (TFT)
 , (D) (3) (6) (7)
 , (9, 10) (4), (7) (SUB1) (5), (6) MOS
 (TFT) , , (7) (SUB1) (0 ~ 5V, 0 ~ 3.5V) (6) 0 ~ 3V
 , , MOS ()
 , , IC , 1 (5)
 , 1 MOS (G1)

(1) . ,
가 .
(2) . ,
가 .
(3) . ,
가
(57)



1. , 1 , 2 (swing) 가
1 , , 1 1 3
2 , , 2 , , 2
1 , 1 , 1 3 , , 2
2 , 2 , 2 , , .
2. 1 , n , 2 , , 2 p




2 2 ,
1 3 ,

, 1 , 3 ,
2 2 ,


1 1 2 3 2 1 2 ,
1 2 3 2 1 2 ,
2 3 2 1 2 ,
3 2 1 2 ,
2 1 2 ,

12. 11 , 11 , 11 , 11 , 11 ,
13. 11 , 11 , 11 , 11 , 11 ,
14. 11 , 11 , 11 , 11 , 11 ,
15. 11 , 11 , 11 , 11 , 11 ,







6




7




8





9




10






13

(종래 기술)




14


(종래 기술)







15





16









专利名称(译)	电平转换电路和使用它的液晶显示器件		
公开(公告)号	KR100420455B1	公开(公告)日	2004-03-02
申请号	KR1020010008959	申请日	2001-02-22
[标]申请(专利权)人(译)	日立HITACHI SEISAKUSHODBA 日立器件工程株式会社		
申请(专利权)人(译)	株式会社日立制作所 地伤装置工程可否让这个夏		
当前申请(专利权)人(译)	株式会社日立制作所 地伤装置工程可否让这个夏		
[标]发明人	OKUMURA HARUHISA ODE YUKIHIDE 오데유끼히데		
发明人	오꾸무라하루히사 오데유끼히데		
IPC分类号	G02F1/1368 G02F1/133 H03K19/0185 G02F1/136 G09G3/36 H03K19/003		
CPC分类号	G09G2300/0408 G09G2310/0289 G09G3/3677 H03K19/018571 G09G3/3648 H03K19/00384		
代理人(译)	CHANG, SOO KIL		
优先权	2000047164 2000-02-24 JP		
其他公开文献	KR1020010100794A		
外部链接	Espacenet		

摘要(译)

电平转换电路包括：输入端，输入用于从第一电压摆动到低于第一电压的第二电压的信号；第一晶体管，其栅极连接到输入端，源极连接到地电位；第二晶体管，具有连接到第一晶体管的漏电极的栅电极，连接到电源电压的源电极，以及连接到输出端的漏电极；负载电路，连接在第二晶体管的栅极和电源电压之间；连接到源极电极，所述输入端子，漏电极连接到输出端子，比第二电压施加到栅电极更高，并且所施加的第三晶体管，其中所述低的直流电压低于第一电压时，输入端子当输入第一电压时第三电压高于第二电压，并且当第二电压输入到输入端时输出第二电压。1指教方面电平移位电路，电平移位电路，导电晶体管，负载电路，液晶显示器

