

(19)
(12)(KR)
(B1)(51) 。 Int. Cl.⁷
G09G 3/36(45)
(11)
(24)2004 03 02
10-0420455
2004 02 16(21) 10-2001-0008959
(22) 2001 02 22(65)
(43)10-2001-0100794
2001 11 14

(30) 2000-047164 2000 02 24 (JP)

(73) 가 가
3681

가 가

가 4 6

(72) 1 5-1 가 가

3681

가 가

(74)

:

(54)

, 1 1 2 가 ;
 , 1 ; 1
 ; 2 , , 2 ;
 , 가 3 , 2 1 1 2
 3 , 2 2 .

1

, , , ,

1 1
2 1
3 1
4 1
5 1
6 1
7 1
8 2
9 3
10 4
11 5 MOS
12 5 MOS
13
14
15 n MOS
16 MOS
17 CMOS DC
18 (a) CMOS , 18 (b) ~ 18 (d) CMOS
19 n MOS p MOS 13
20 MOS
21 20 (sig)
22
< >
3 :
4 :
5 :
6 :
7 :
8 :
9, 10 :
11 :

STN(Super Twisted Nematic) , TFT(Thin Film Transistor)

13 , 06-204850 (1994. 7. 22)
, 13 (Si) MOS
, (06-204850) 4

13 (2)가 CMOS (INV2) CMOS (INV1) , CMOS (INV1) VCC CMOS VSS () p MOS (, PMOS)(M5) , n MOS (, NMOS)(M6) .
 가 , CMOS (INV2) VCC VSS PMOS(M7) , NMOS(M8) , VDD VSS PMOS(M9) NMOS(M11) , PMOS(M10) NMOS(M12) CMOS (INV2) (3) 가 , NMOS(M12) CMOS (INV1) (2)가 , PMOS(M10) PMOS(M10) PMOS(M10)
 9) VIN (1) VCC VSS (2, 3) (INV1, INV2) , VCC VSS (2, 3) n MOS (M11, M12) , (VOUT1, VOUT2) VDD VSS (2)가 High (, H), (3)가 Low (, L) , NMOS(M12)가 ON, PMOS(M9)가 ON, NMOS(M11)가 OFF, PMOS(M10) OFF (VOUT2) (VSS) , (VOUT1) VDD가 가 , (2)가 L , (3)가 H , NMOS(M12)가 OFF, PMOS(M9)가 OFF, NMOS(M11)가 ON, PMOS(M10)가 ON (VOUT2) VDD가 (VOUT1) VSS가 .
 14 , 14 (Si) MOS 14 (06-204850) 1 CMOS (INV2)가 , NMOS(M11) CMOS (INV1) (2)가 , VCC 가 , 13 (VOUT1, VOUT2) (4, 5)가 H L , L H , PMOS(M9), NMOS(M11), PMOS(M10) NMOS(M12)가 ON , PMOS(M9) NMOS(M11) , PMOS(M10) NMOS(M12) 가 MOS (M5 ~ M8) 4 MOS (M9 ~ M12) , 8 MOS 가 MOS , 14 MOS 6 MOS 가 MOS 1000 ~ 2000cm² / V · s, 10 ~ 100cm² / V · s, MOS 0.1 ~ 10cm² / V · s , 800 , 15 가 n MOS MOS 16 n MOS TH) -1V , A (VTH) (VTH) , B (VTH) (VTH) (VTH) +1V 15 16 , 500 ~ 1100 , CVD (MOS (, 5V) (ID) , MOS (ID) (VTH) , 13 14 MOS (VCC)

CMOS

CMOS MOS , CMOS ON OFF(OFF CMOS ON)가

CMOS p MOS n MOS 가 ON MOS OFF(OFF CMOS ON)가

CMOS B CMOS A p MOS n MOS (VTH)

CMOS C CMOS A p MOS n MOS (VTH)

17 (a) ~ (d) CMOS

18 (a) CMOS , 18 (b) ~ (d)

A ~ C , CMOS

CMOS tDA 17 A , 18 (b) H (LHA) L (LLA)

, CMOS tDA 17 B , 18 (c) H

(LHB) H tDB L (LLB) L

, CMOS tDA 17 C , 18 (d) H (LH

C) H MOS (VTH) (ID) 16 MOS MOS

V2, 13) MOS (VTH) CMOS (INV1, IN

2) (L) 가 80cm²/V·s 가 n MOS , CMOS (INV1, INV

60cm²/V·s p MOS , 13 MOS , 가

19 (5) (VTH) (VTH) , (5-1) NMOS

PMOS (VTH) +1V -1V , (5-2) NMOS PMOS

19 , MOS (VTH) ,

H MOS

play) (縱線狀) H (中間調) (halftone dis

20 MOS , 1 (SR) , (n-

G1 , n , (n+1) (sig) , 21

(n-1, n, n+1)

(PL, NL) (LV1, LV2)

(NH, PH) (SR) NAND (NA1) , (N)

(PH) , (NH) , (SR) NAND (NA2) (N+1)

(N, N+1) (/ N, / N+1; , /) , (n-1)

(SH1, SH2) , (n+1) (m-1, m, m+1)

, n (LV1, LV2) MOS (NH, PH) H (V TH) , (N,

N+1) H

(N, N+1) H (sig) , (N, N+1)

(sig)

(ghost)가

MOS

(D/A) 가 가

가

가

1 1 1 2 (swing) 가 1 3

1 2 2 1 2 3

2 1 가 1 3 2

1 1 2 가

1 1 2 가 1 3

2 2 2 2

1 가 1 3 2 가

ON 3 1 2 가

OFF 3 2 1 가

가

1 1 2 가 1 3

1 1 2 3

2 3 가 ON

가 3 가 OFF

1 2 가 ON

3 2 1 2 가 OFF

3 2 가

[1]

1 1 (enhanced mode) p MOS(M1) NMOS(M3) NMOS(M3) PMOS(M2) NMOS(M4) 2 MOS(M1) NMOS(M3) NMOS(M3) PMOS(M1) VSS VDD VCC VDD (6)가 가 (6)가 가 (8) 2 PMOS(M2) NMOS(M3, M4) (NMOS(M3) (VCC VSS) 가 VIN (6)가 H , NMOS(M3)가 ON, PMOS(M1)가 ON, NMOS(M4)가 OFF, PMOS(M2)가 ON (6)가 L , NMOS(M3)가 OFF, PMOS(M1)가 OFF, NMOS(M4)가 ON, PMOS(M2)가 OFF (VOUT) L (6)가 2 NMOS(M3, M4) 80cm²/(V·s) n MOS , PMOS S(M1, M2) 60cm²/(V·s) p MOS (8) NMOS(M3, M4) PMOS(M1, M2)가 (V_{TH}) (8 -1) NMOS(M3, M4) PMOS(M1, M2) (V_{TH}) -1V (8-2) NMOS (M3, M4) PMOS(M1, M2) (V_{TH}) +1V 19 , NMOS(M3, M4) PMOS(M1, M2) (V_{TH}) MOS (V_{TH}) MOS (V_{TH}) 16 (ID) , MOS (V_{TH}) IN) (ID) (6)가 , NMOS(M3) MOS NMOS(M4) (V_{TH}) (V OS(M1, M2)) (V_{TH}) , H (NMOS(M3, M4) PM 15 , MOS (V_{TH}) 13 가 1 3 7 1 (TFT) 가 (V_{bb}) 가 PMOS(M1) , NMOS(M3) 가 PMOS(M1) 4 V_{bb} NMOS(M20) 5 1

5 , NMOS , NMOS(M3) NMOS(M20) NMOS
6 , PMOS 1 가 NMOS(M21)
6 , NMOS(M21) MOS ,
7 1 가 (D) , n
(D) (TFT) , p 가
3 7 , 1 가
[2]
8 2
8 , p MOS , PMOS(M1) N
MOS(M3) n 1 MOS 4 ,
, PMOS(M2) NMOS(M4) 2
, 1 NMOS(M3) , (6)가 가
VCC , 2 NMOS(M4) , VSS
VIN (6)가 가 1
VIN (6)가 H , NMOS(M3)
가 OFF, PMOS(M1)가 OFF, NMOS(M4)가 ON, PMOS(M2)가 OFF , (VOUT) (V
SS)
(6)가 L , NMOS(M3)가 ON, PMOS(M1)가 ON, NMOS(M4)가 OFF, PMOS(M2)가
ON , (VOUT) (VDD)
, 1 (8)가 (6) (同相)
, (8)가 (6) 가 ,
, 1 (PMOS(M1)) , 3 7
가, , 07-007414 (1995. 1.
10)
22 (07-007414)
22 PMOS(Q1) NMOS(Q2) VDD
VSS , NMOS(Q2) VDD n VSS 가 가
, NMOS(Q2) MOS 가
22 n MOS (NMOS(Q2)) 가 , 가 22
, (07-007414) , 8 (H
NMOS(M3, M4) PMOS(M1, M2)) (VTH)
[3]
9 3
9 , p MOS , PMOS(M1) NMO
n 1 MOS 4 ,
S(M3) , PMOS(M2) NMOS(M4) 2
1 PMOS(M1) 가 2 PMOS(M2) (,
(VOUT)) , 1
(VIN) (6)가 H , NMOS(M3)가
ON, PMOS(M1)가 OFF, NMOS(M4)가 OFF, PMOS(M2)가 ON , (VOUT) (VDD)
(6)가 L , NMOS(M3)가 OFF, PMOS(M1)가 ON, NMOS(M4)가 ON, PMOS(M2)가 OF
F , (VOUT) (6) L
, 1 가 ,
(8) (6)
, 1 가
, NMOS(M3) PMOS(M1)가 ON
, NMOS(M4) PMOS(M2)가 ON , 1 2 ,

가
 , 1 1 ()
 NMOS(M3) NMOS(M4) (VIN)
 (6)가 MOS , 14 MOS (VTH) ,
 , MOS (VTH) MOS (VTH) , CMOS
 (INV1) 14 MOS (VTH) 가 ,
 () H (L) 가 ,
 (VIN) , NMOS(M3) NMOS(M4)
 M4) PMOS(M1, M2)) (6)가 가 , (NMOS(M3,
 (V TH) H
 [4]
 10 4
 10 , p MOS , PMOS(M1) N
 MOS(M3) n MOS , PMOS(M2) NMOS(M4)
 1 1 NMOS(M1) 가 2 2 PMOS(M2) (,
 (VOUT)) , VIN 2 (6)가 H , NMOS(M3)
 가 OFF, PMOS(M1)가 ON, NMOS(M4)가 ON, PMOS(M2)가 OFF , (VOUT) (V
 SS)
 (6)가 L , NMOS(M3)가 ON, PMOS(M1)가 OFF, NMOS(M4)가 OFF, PMOS(M2)가
 ON , (VOUT) (VDD)
 (8) , (6) , 2 가 ,
 , 3 가 , 1 2
 가
 [5]
 11 5 MOS
 11 , (SUB1) 800 , (3)
 (TFT) , (3)
 2 (TFT) (D) 2 (G)
 (TFT) , (common electrode)()
 , (TFT) (C LC) 가 (C ADD)
 , (TFT) (前段) (G) 가
 (TFT) , (TFT)
 (G) , (G) (3) (TFT)
 (5) (TFT) , (TFT)
 (D) , (D) (3)
 (4) (D) (3) (6)
 , (9, 10) (7)
 , (4), (5), (6)
 , (7) MOS
 (TFT) (SUB1) (, 0 ~ 5V, 0 ~ 3.5V 0 ~ 3V) ,
 MOS ()
 , IC , 1 (5) ,
 , 1 MOS (G1) ,

(4)
(8) (8) 가 1/12 (D) (SH)
(D) 가 (6) (11)
(7) MOS (VTH) (4)
H 가
MOS MOS
12 MOS MOS
12 11 (8) D/A (DAC) MOS 11
(DAC) MOS
12 , D/A (DAC) (TFT)
가, D/A (DAC) (8) (8)
(7)가 IC (VTH) , D/A (DAC) (7)
MOS 가 가 가
(Electro Luminescence; EL)
11

(1) 가
(2) 가
(3) 가

(57)

1.



1 1 2 (swing) 가
1 1 1 3
2 2 2
1 가 1 3 3
2 1 2




2.

1 1 n 2 p


3.
1 , 2 .
4.
1 , 1 .
5.
1 , 1 2 가 ,
1 , 1 1 3 ,
2 , 2 2 ,
2 , 2
1 가 1 3 , 2
ON , 3 , 1 가 1 2 가
OFF , 3 2 , 1 2 가
6.
5 , n , 2 p
7.
5 , 2 .
8.
1 , , ,
1 , 1 2 가 ,
1 , n 1 3 ,
2 , p 2 ,
가 3 ,
3 가 3 가 ON , 3
2 가 , 3 가 OFF ,
1 가 1 2 가 ON ,
3 , 2 가 OFF ,
3 2 1 2 .
9.
8 ,
1 .
10.
8 , 2
11.
1 , ,
1 1 1 3 2 2 가 ,
1 1 1 ,

2 2 ,
 1 3 ,
 ,
 , 1 3 ,
 2 2 ,
 1 2 가 ,
 2 3 2 ,
 1 가 ,
 3 3 ,
 2 2 .
 12. 11 , 1 .
 13. 11 , 2 .
 14. 11 , 2 .
 15. 11 , .







6




7




8




9




10



11




12




13

(종래 기술)




14


(종래 기술)




15




16




17




18



19



20



专利名称(译)	电平转换电路和使用它的液晶显示器件		
公开(公告)号	KR100420455B1	公开(公告)日	2004-03-02
申请号	KR1020010008959	申请日	2001-02-22
[标]申请(专利权)人(译)	日立HITACHI SEISAKUSHODBA 日立器件工程株式会社		
申请(专利权)人(译)	株式会社日立制作所 地伤装置工程可否让这个夏		
当前申请(专利权)人(译)	株式会社日立制作所 地伤装置工程可否让这个夏		
[标]发明人	OKUMURA HARUHISA ODE YUKIHIDE 오데유키히데		
发明人	오꾸무라하루히사 오데유키히데		
IPC分类号	G02F1/1368 G02F1/133 H03K19/0185 G02F1/136 G09G3/36 H03K19/003		
CPC分类号	G09G2300/0408 G09G2310/0289 G09G3/3677 H03K19/018571 G09G3/3648 H03K19/00384		
代理人(译)	CHANG, SOO KIL		
优先权	2000047164 2000-02-24 JP		
其他公开文献	KR1020010100794A		
外部链接	Espacenet		

摘要(译)

电平转换电路包括：输入端，输入用于从第一电压摆动到低于第一电压的第二电压的信号；第一晶体管，其栅极连接到输入端，源极连接到地电位；第二晶体管，具有连接到第一晶体管的漏电极的栅电极，连接到电源电压的源电极，以及连接到输出端的漏电极；负载电路，连接在第二晶体管的栅极和电源电压之间；连接到源极电极，所述输入端子，漏电极连接到输出端子，比第二电压施加到栅电极更高，并且所施加的第三晶体管，其中所述低的直流电压低于第一电压时，输入端子当输入第一电压时第三电压高于第二电压，并且当第二电压输入到输入端子时输出第二电压。1 指数方面 电平移位电路，电平移位电路，导电晶体管，负载电路，液晶显示器

