

(19)
(12)

(KR)
(A)

(51) 。 Int. Cl.⁷
G02F 1/133

(11)
(43)

2003-0093836
2003 12 11

(21) 10-2002-0031713
(22) 2002 06 05

(71) .
20

(72) 111 803

190-15

(74)

:

(54)

가

15

1 1

2 2

3

4 3

5 4

6 가 '111111' 5

가 (Active Matrix) (Thin Film Transistor; 'TFT')가

, 1 1 1 1 2

2 2 2

1

(2)

(2) 1 (H) 2

2 (H)

2 가 가 가 3 7

3 (Clc) TFT가 (DL1 DLm) (GL1 GLn) (DL1 DL

m) (3) (3) (2) (5) (5) (GL1 GLn) (4) ,

(2) (3) (1)

(5) (5) (DL1 DLm) (GL1 GLn) (DL1 G

Ln) (Clc) TFT가 . TFT (DL1 DLm) (GL1 GLm) (Clc) , TFT

(DL1 DLm) , TFT

(1)

(2) (1) (DDC) (SSP), (POL) (GDC)

/ (H,V) (DDC) (SSC), (DDC) (SSP), (GDC)

(SOE) (GSP), (GSC) (GOE) (GDC)

(GDC) (3) (1) (GDC)

(3) (1) (Clc) (3) (GDC) ,

(3) (Clc) - . TFT - (DL1 DLm) . TFT

(4) (GH) (GL)

(2) (GH) (GL)

(DL1 DLm) (1) (DDC) (1) (RGB) 가

(2) (2) 4

(Integrated Circuit : , 'IC')(2a)

IC(2a) 4 (1) (RGBeven,RGBodd)가

(21) , (22) , (22) k(, k m

(Digital to Analog Converter : (DL1 DLk) 1 (23), 2 (24), / (4) DAC(25) (27) , 'DAC')(25) (26) ,

n) (21) (1) (RGBodd,RGBeven) 1 (23) (RGBodd) (RGBeven)

(22) (1) (SSP) (SSC) (22) (SSP)

(22) (CAR) .

1 (23) (22) (RGBeven, RGBodd) 1 , 1 (21) .

2 (24) 1 (23) (SOE) , (1)

DAC(25) 2 (24) (27) (DGH,DGL) .

(DGH,DGL) 64 64

DAC(25) (POL) (Multiplexer) .

(26) (Buffer) (26)

(27) (4) (27)

DAC(25) .

5 (27) DAC(25) .

5 , (27) .

5 , 64 (27) 6 (VH1 VH6) 64

64 (R1 R64)

(R1 R64) , VH1 VH2 , VH2 VH3

(R1 R64) 64

DAC(25) .

DAC(25) (51) , 가

(52) .

(52) (53)

6 2 (24) DAC(25) 6 (53) '111111' ,

'64' (V64) (Turn-on) '64' (V64)

(26a) (DL) .

2 , (POL) 7 2

(Vdata) 2 (Vdata) n

(VGn) 2

가 , n (Vdata)

Vdata) , 2 n+1 (

가

2가
1, 1
n
2
n+1
가

가

가

2

가

가

2

가

가

(SOE)

, 8 15

8 (86) , (86) (81) (85) (BINV) (DL1 DLm
) (83) , (82) (83) (GL1 GLn) (84)

(81)
/ (H,V) (82) (81)
(DDC) (SSC), (DDC) (SSP), (GDC)
(SOE) (SOE) (82) (86) (DDC) (82) (POL)
(GSP), (83) (GSC) (GOE) (GDC) (GDC)

(86) R, G, B 6 (MSB)
(BINV) (BINV) (BINV) (82)

(BINV) (86) (86) (81) (SOE) (82) IC
(86) 9 10

(83) (81) (GDC)
(83) (Clc) (83) TFFT
(83) (Clc) (DL1 DLm)

(82) (84) (GH) (GL)
(82) (GH) (GL)

(DL1 DLm) (81) (DDC) (81) (RGB) (86)
(BINV)가 (82) 11 12 가 IC
(82) IC (82) 11 12

9 (86)

9 (86) (91,92) RS (93) NPN (Q1) (n1)
(Monostable Multivibrator) 1 (91) 2 (n1)
(C1) 2 (R2) , 1 (91) 2 가 (n1)
가 (VCC) 1 (R1) 1 (R1) (GND) 0V (R1) 2 (92)
(n3) 가 (GND) 1 (95) (95) (92)
(n4) (95) (93) (R) 2 (92)
SOE)가 RS 1 (93) (S) RS (93) (Q) AND (94)
AND (94) 4 (n4) (95)

D) RS (93) (Q1) (Q1) (Q1) (GN

1 (R1) 가 (VCC) (GND)

1 (R1) 2 (n2) (VTH) $\frac{1}{3} V_{CC}$ 가 3 (n3) (VTL)

$\frac{2}{3} V_{CC}$ 가

1 (91) 1 (n1) (VC1) 2 (n2) (VTH) 1 (n1)

(VC1) 2 (n2) (VTH)

2 (92) 3 (n3) (VTL) 4 (n4) (SOE)

) 3 (n3) (VTL) (SOE)

RS (93) (R) (S) 가 (Q) (S)

가 (Q) , RS (93) (R) 가 (S)

1 (n1) RC RS 2 (R2) (C1) (R) (BINV) (C)

AND (94) (SOE) RS (93) (Q)

(BINV)

(86) 10 (SOE)가

(C1)가 1 (n1) (VC1) 2 (n2)

3 (n3) (VTL) (SOE) RS (93)

(R) (S) 가 가 , RS (93) (Q)

(Q1) (Turn-on) 1 (n1) (VC1) OV

(SOE)가 , 2 (92) RS

(93) (Q) 가 (Q1)가 (Q1) (V

(Turn-off) (C1) $\frac{1}{3} V_{CC}$

CC) , 2 (n2) (VTH) , RS (93) 1 (91)

(Q) 1 (Q)

AND (94) (SOE) RS (93) (Q)가

(BINV)

(BINV) (R) (C1) RC 1 (n1)

) (VC1) (BINV) (SOE)

(BINV) (SOE) RC

11 13 (82)

11 , (82) IC(82a) (81) (RGBeven,RGBodd

가 (111) , (112) , (112)

k(, k m) (DL1 DLk) 1 (113), 2 (114), D
AC(115) (116) , (84) DAC(115) (117)

ven) (111) (81) (RGBodd) (RGBe
(RGBodd,RGBeven) 1 (113)

(112) (81) (SSP) (SSC)
(112) (CAR) (112) (SSP)

1 (113) (112) (111)
(RGBeven, RGBodd) 1 , 1

2 (114) 1 (113) (81)
(SOE)

DAC(115) (BINV) 2 (114)
(DGH,DGL) (MSB) DAC(115) (POL) (117)

(116) (116)

(117) (84)
DAC(115) (117)

12 (117) DAC (117)

12 , 64 (117) 6 (VH1 VH6) 64
(R1 R64)

(R1 R64) , VH1 VH2 , VH2 VH3
(R1 R64) 64
DAC(115)

DAC(115) (121) , (BINV) b5(MSB)가
OR (124) , 가 (122)

OR (124) (BINV) b5(MSB)
OR (124) (BINV)가 b5(MSB) b5(MSB)

(122) (123)
(123)

13

13 , OR (124)
111' , 2 (114) DAC(115) 6 '111
가 (BINV)가

(V32) '32'
'111111' b5 (BINV)가 '64'
'32' (V32)가

(V32) (116a) (DL)

14 1

14 (BINV) (MSB) 1 (MSB
)가 (Data-post) 1
(BINV)가 (Data-post)
(Data-post) 2 (Surge Voltage) , 1
가

15 2

15 가 (BINV) 2 1 (MSB)
(Data-post) 2 (MSB)가 (Data-past)
(Data-post) (BINV)
(Data-post) (Data-
(BINV) (D
(Data-post) 2 , 2
가
가

14 15 , VGn VGn+1 n n+1
, POL

t) , 14 15 , (BINV) (86) RC (T) (Data-pos
,
, 1 2
가
가

(57)

1.

가

2.

1

3.

1

2

4.

1

5.

1

6.

가

7.

6

8.

6

2

9.

6

10.

6

11.

6

12.

11

(SOE)

13.


6



1

+	-	+	-	+	-	+	-
-	+	-	+	-	+	-	+
+	-	+	-	+	-	+	-
-	+	-	+	-	+	-	+
+	-	+	-	+	-	+	-
-	+	-	+	-	+	-	+
+	-	+	-	+	-	+	-
-	+	-	+	-	+	-	+


2

+	-	+	-	+	-	+	-
+	-	+	-	+	-	+	-
-	+	-	+	-	+	-	+
-	+	-	+	-	+	-	+
+	-	+	-	+	-	+	-
+	-	+	-	+	-	+	-
-	+	-	+	-	+	-	+
-	+	-	+	-	+	-	+







7





8




9







12




13



14



15



专利名称(译)	用于驱动液晶显示元件的方法和设备		
公开(公告)号	KR1020030093836A	公开(公告)日	2003-12-11
申请号	KR1020020031713	申请日	2002-06-05
[标]申请(专利权)人(译)	乐金显示有限公司		
申请(专利权)人(译)	LG显示器有限公司		
当前申请(专利权)人(译)	LG显示器有限公司		
[标]发明人	KIM PANYOUL 김판열 KIM SEUNGHAK 김승학		
发明人	김판열 김승학		
IPC分类号	G02F1/133		
CPC分类号	G02F1/133 G09G3/3614 G09G3/3648 G09G3/3696 G09G2320/0233		
其他公开文献	KR100864971B1		
外部链接	Espacenet		

摘要(译)

目的：提供一种用于驱动液晶显示装置的方法和装置，以防止液晶单元的负载的快速变化和数据电压的快速变化，以使噪声最小化，并减小施加有液晶显示器的两条水平线之间的亮度差。极性相同的数据电压，以提高屏幕质量。构成：在一种驱动液晶显示装置的方法中，响应于极性反转信号，数字数据的峰值位（MSB）被水平周期反转，并且其峰值位被反转的数字数据被转换为伽马电压。。提供给液晶单元的数据电压（Data-post）在极性上反转2个水平周期。在施加到液晶单元的数据电压（Data-pre）从负极性变为正极性的期间以及在下一水平期间保持正极性的初始期间中，将数据电压变更为下一电压。响应于位反转信号而变为中间电压电平之后的期望电压电平。在数据电压（Data-post）从正极性变为负极性的期间以及在下一水平期间保持负极性的初始期间中，数据电压在改变后变为下一期望电压电平。响应于位反转信号而变为中间电压电平。

