

(19)  
(12)(KR)  
(A)(51) . Int. Cl.<sup>7</sup>  
G02F 1/133(11)  
(43)10-2004-0049348  
2004 06 12(21) 10-2002-0076357  
(22) 2002 12 03(71) .  
20

(72) APT1309

101-701

(74)

(54)

IC

2 ;  
 1 ;  
 2 ;  
 3 ;

4

1

2 1 IC

3a 3b 2 IC

4			IC
5a	5b	4	IC
6a	6b	5a	5b
7a		7b	
.		.	
8a		8b	
.		.	
9a		9b	2
.		.	
10a		10b	2
.		.	
11			IC
12a		12b	11
13a		13b	11
.		.	IC
<			>
2 :		4 :	IC
6 :		TCP 8 :	IC
10 :		TCP 12, 42, 102 :	
13, 48, 108 :	1	14, 44, 104 :	
15, 54, 114 :	1 MUX	17, 56, 116 :	1 MUX
16, 46, 106 :	1	18, 50, 110 :	2
19, 52, 1112 :	2	20, 62, 122 :	DAC
22, 64, 126 :	NDAC	24, 66, 124 :	PDAC
26, 68, 128 :		28, 70, 130 :	
30, 58, 140 :	2 MUX	32, 60, 142 :	2 MUX
34, 88, 148 :		36, 90, 190 :	
80 :	3 MUX	82 :	3 MUX
84, 144 :	DEMUX	86, 146 :	DEMUX

1  
IC(Integrated Circuit) (4) , TCP(Tape Carrier Pakage)(6) (2)  
TCP(10) (2)  
C (8)

(2)

IC (8)	TCP(10)	.	TCP(10)	IC(8)
TCP(10)	(2)	1	(1H)	IC (8)
(2)				
IC (4)	TCP(6)	.	TCP(6)	IC(4)
TCP(6)	(2)	1	(1H)	IC (4)
(2)				

1 2 (12) , (16, 18) 1 (Multiplexer; (, MUX , DAC ))(15) , 2 (16, 18) , (20) , DAC  
 (18) (20)  
 2 MUX (30) . , (26) , (26)  
 (R, G, B) (36) (34) , DAC (20)  
 (38) .

$$\begin{array}{ccccccccc}
 (34) & & & & & 1 & & (16) & \\
 & & & & & (RGBeven) & & & \\
 & & & & (34) & & & & \\
 (RGBeven) & (RGBodd) & & & & & 1 & (34) & \\
 & (RGBeven) & (RGBodd) & & (R), & (G), & (B) & (16) & \\
 (36) & & & & ( ) & & & & \\
 \end{array}$$



1C

1 2 1  
; 2 ; 2  
; ; ; 2  
- ; ; ; 2  
3 ; ; ; 2

$$2 \quad \quad \quad 2 \\ \quad , \quad \quad \quad 3 \\ \quad \quad \quad \quad 2$$

$$a_{2n} - n+1$$

가

1 2 가

$$4k - 3(k)$$

4k - 2

1

2

1


2


7

$$2 \quad , \quad 2 \quad .$$









1

가

IC  
가 , 2 (2H)  
2  
7a 8b (Window Shut Pattern)

7a 7b  
(Cyan)

7a      7b      ,  
      (Green)      (Blue)      (G, B)  
      (G)      ,

, (G) 가 , (B)  
) Vp 가 , (B) (G) (B) Vp  
Vp 가 . , (G) (B) (B) 가

8a 8b

8a 8b

1C

9a 10b

2

9a 9b (Cyan) 2 .


9a      9b      ,      (Green)      (Blue)      (G, B)      .      ,      ( - )      (G)      (B)      ( - )      ( + )      (G)  
 (G)      ( + )      ( - )      (B)      (B)


, (B) ( - ) (G) ( + ) (B) ( + ) ( - ) (G) (B)

(G, B)



(OB5) , 4  
 1 (OB1) , 6  
 (OB3) . 7 (OB6) 2 (OB2) , . 6 , 5  
 , (148) (ORO, OGO, OBO, ERO, EGO, EBO)  
 2/3 (OR, OG, BO, ER, EG, EB),  
 /6( , n=6) (102) (104) (SSP) 11 1 (106) , (104) 2n  
 13b (104) (CAR) (SSC) (SSC) (SSP) 13a  
 1 1 6 (106) (OB1 OB6) (102) 6 2n 1 (108) , 1 (148)  
 (106) 2n( , n=6) (6 8 ) 2 1 (106) 1  
 108) 2b 2 1 (106) 1  
 , m-2 m-1 1, 3, 2, 4, 5, 7, 6, 8, 9, 11, 10, 12 1 (108) 12 1 (108) , m  
 (148) (108) (108) (148) 1 2 (108) 12 (108) 2  
 1, 3, 2, 4, 5, 7, 6, 8, 9, 11 2  
 2 (110) 1 (106) 2 (110) 1 (106) 2n( (SOE) , n=6)+2 2 (112) 13a 13b  
 1 MUX (114) H/2 n ( 1) 2 , 1 MUX (110) (114) H/2  
 , 1 MUX (114) n 1 MUX1 (116) 1 MUX (114) (116) 2 2  
 (110) (112) (112) 1/2 ( 1) , 1 MUX1 (116) 2 (112) 2  
 MUX1(116) (122) PDAC(124) (112) DAC (112) MUX1(56) (112) ( 1) DAC 2  
 (122) (112) (112) (112) (112) (122) NDAC(126) ( 1) , MUX1(1  
 16) , ( 1) 13a 13b  
 , m-2 MUX1(116) 2 (112) (112) ( 1) 3 ( 1) PDAC1(12  
 112) 1 , m-1 , MUX1(116) 3 (112) (112) ( 1) (112)  
 4) ( 1) (112) (112) (112) (112) (112) (112)  
 1 PDAC1(124) , 2 m MUX1(116) 1 ( 1) PDAC1(12  
 , 3 m+1 (112) NDAC1(126) (112) (112) ( 1) (112)  
 (112) MUX1(116) 3 (112) (112) ( 1) (112)





(57)

1.

1

2

2

가

;

2

3

;

2.

1

,

;

1

;

3

가

3.

1

,

2

,

3

2

4.

1

,

가  $2n$  $n+1$ 

,

가

5.

4

,

1

 $2n$ 

n

n

1

,

2  
-1  
2

2

1

n

3  
 $n$   
3

2

,

3

,

2

n

1 2 2

2 3

6.

5 ,

n 1 1 1 2  
2 , , ,

n 1 2 2 3  
2 3 , ,

6 7. ,

1 2 가 ,

8.

4k-3(k ) 4k-2

;

1 ;

가

;

2 2 ;

8 9. ,

2 , 2

8 10. ,

;

1 ;

2

가

8 11. ,

2 2

12.

8

,

가  $2n$  $n+1$ 

가

13.

12

,

1

 $n$ 

1

,

 $2n$  $n$ 

2

 $n$ 

2

,

2

2

 $n$ 

2 2

14.

6

,

15.

;

2

;

;

;

,

16.

15

,

,

;

가

,

,

가

17.

15

,

18.

15

,

19.

4k-3(k )

4k-2

;

;

가

;

2

;

,

20.

19

,

,

;

가

,

,

가

21.

19

,

2

2



가


,


2


22.


21

















6a




6b



7a



7b



8a


8b


18

9b

10a


10b






12b

SSP	SSC	IB1	IB2	IB3	IB4	IB5	IB6	OB1	OB2	OB3	OB4	OB5	OB6
		1 7 13 19 25 31 37 43											
		2 8 14 20 26 32 38 44											
		3 9 15 21 27 33 39 45											
		4 10 16 22 28 34 40 46											
		5 11 17 23 29 35 41 47											
		6 12 18 24 30 36 42 48											
			5 10 17 22 29 34 41										
			7 12 19 24 31 36 43										
			1 6 13 18 25 30 37 42										
			3 8 15 20 27 32 39 44										
			2 9 14 21 26 33 38 45										
			4 11 16 23 28 35 40 47										





专利名称(译)	用于驱动液晶显示装置的装置和方法		
公开(公告)号	<a href="#">KR1020040049348A</a>	公开(公告)日	2004-06-12
申请号	KR1020020076357	申请日	2002-12-03
[标]申请(专利权)人(译)	乐金显示有限公司		
申请(专利权)人(译)	LG显示器有限公司		
当前申请(专利权)人(译)	LG显示器有限公司		
[标]发明人	AHN SEUNGKUK 안승국 KANG SINHO 강신호		
发明人	안승국 강신호		
IPC分类号	G09G3/36 G02F1/133		
CPC分类号	G09G2310/027 G09G3/3614 G09G2310/0297 G09G3/3688		
其他公开文献	KR100905330B1		
外部链接	<a href="#">Espacenet</a>		

### 摘要(译)

本发明涉及一种液晶显示器的数据传输装置，它提高了图像显示质量，降低了数据线数据驱动集成电路的时分驱动数。根据本发明的一个特征的用于液晶显示器的数据传输的装置配备有主复用器阵列：其供应顺序提供它，或者以水平周期为单位改变时分像素数据的供应顺序。单位和帧时间共享输入的像素数据数字模拟转换阵列：，用于将像素数据的输出通道转换为具有第二多路复用器阵列的模拟像素信号：用于交替改变和极性运行像素数据彼此相对于相邻信道的像素数据，以至少2个水平周期为单位，第三多路复用器阵列：用于交替地以至少2个水平周期为单位改变像素信号的输出通道，以及时间共享数据线的多路分解器阵列以至少水平周期单位和帧为单位改变像素信号的供应顺序并提供给时分数据线。

