

(19) (KR)
(12) (A)

(51) 。 Int. Cl.⁷ (11) 10-2004-0060708
G09G 3/36 (43) 2004 07 06

(21) 10-2003-0043606
(22) 2003 06 30

(30) 1020020086998 2002 12 30 (KR)

(71) .
20

(72) 1 338

371-2 1705

11 1251-7

936-1 201 1010

(74)
:

(54)

1 .
 2 1 .
 3 1 .
 4 3 .
 5 2 .
 6 5 .
 7 3 .
 8 7 .

< >

2 : 4 :
 6 : 8 :
 10 : 12, 42 : IC
 14, 144 : 16, 146 :
 18, 50, 148 : 20, 52, 54, 150 :
 22, 60, 152 : DAC 21, 51 : DAC
 30, 70, 160, 270 : 32, 162 :
 58 : 72 :
 74, 274 : 184 :
 180 : DEMUX 164 : MUX3
 168 : MUX3

) , (GL0 GLn¹ (2) , (2) (DL1 (2)
 DLm) (8) , (6) (4) (6) (10)
 (2) (GL) (DL) (Clc) , (Clc)
 (TFT) (TFT) (GL) (VGH) (TFT) 가
 (GL) (DL) (VGL) (Clc) (Clc) 가
 (Clc) 가 (Clc) 가 (TFT)
 (Cst) 가 (Clc) 가 (TFT)
 가 가
 (4) (8) (Gate Start Pulse; , GSP)
 (Gate Shift Clock; , GSC) (GL1 GLm)
 (VGH) 가 (14) (VGL) (GL) (VG
 H) (4) (8) (Gate Output Enable; , G
 OE) (GL0 DLn)
 (Integrated Circuit; , IC)
 (6) (8) (Source Start Pulse; , SSP)
 (Source Shift Clock; , SSC) (RGB) (6) (Source Outp
 ut Enable; , SOE) (6)
 (RGB) (10) (6)
 (DL1 DLm) (, POL)
 (8) SOE 가 (DL1 DLm)
 (6) (DL1 DLm)
 IC
 (8) (4) GSP, GSC, GOE (6)
 SSP, SSC, SOE, POL (8) (Hsync), (Vsync),
 (RGB) (Data Enable; DE) , GSP, GSC, GOE, SSP, SSC, SOE,
 POL (Dot Clock; DCLK)
 2 1 (6) IC
 2 IC(12) (18) ,
 (20) , (20)
 (, DAC) (22) , DAC (22)
 (30) IC(12) (8)
 (SSC, SSP, SOE, POL) (14) , DAC (22)
 m (DL1 DLm) 가 IC(12) 1
 (DL1 DLk)
 가 (14) 1 (8) (SSP, SSC, SOE, POL)

(16) 1 (10) (16) (Clc) (Vcom)
 DAC (22) (+) (-)
 (18) (14) SSP SSC
 (20) (18) (14)
 (20) k (20) k (20) (14)
 SOE (3 6 k) (20) (20)
 2 (1) , SOE 1
 DAC (22) (20) DAC (21) , DAC (21) PDAC NDAC , PDAC N
 DAC (Multiplexer; , MUX)(28)
 PDAC (20) (16)
 (Vcom)
 NDAC (20) (16)
 (Vcom)
 MUX(28) (14) POL PDAC NDAC
 (32) k (32) (32) (DL1 DLk)
 2) (Voltage follower) (DL1 DLk) (32) DAC (2)
 , IC(12) k (DL1 DLk) PDAC NDAC
 MUX(28) IC(12) k DAC (22) k PDAC NDAC
 IC(12) (DL1 DLk) 가가 가 20-30%
 , IC 가 IC가 (Tape Carrier Package; ,
 TCP) (Chip On Film; , COF) 가 가 TCP COF
 , IC IC
 , DAC IC
 IC

가 2

3

2

1

2

1

;

2

2

;

2

2

;

2

2

,

1

,

2

/

/

/

,

,

2

가

2

1

2

,

가

2

2

가

2

가

2

,

;

가

3

가

1

;

3

;

4

,

2

;

가

1

2

3

/

1

;

2

3

;

4

1

3

,

/

1

3

/

가

4

1

2

1

2

3

4

가

,

1

2

가

3

8

3

1

IC

3

IC

4

(DL1

DL4)

가

1 2

(52, 54)

2

(54)

MUX1

, MUX1

DAC (60) , DAC (60)

(Demultiplexer;

, DEMUX)1

, DEMUX1

(68)

, MUX1

DAC (60)

(58)

IC

()

)

()

,

()

()

(50)

()

SSP SSC

1 (52) (50) (() (D1
D4) (54) 1 (52) , (D1 D4) 2 (54) . 2
(54) 1 (52) . 1 2 (D1 D4) (52, 54) 6 8 . SOE

MUX1 2 (54) , MUX1 4 POL ODD/EVEN 1 2
(54) (D1 D4) 2 (PCH, NCH)
, MUX1 2 (54) 1 (PCH)
(SW11, SW13, SW15, SW17) , 2 (54) 2
(NCH) (SW12, SW14, SW16, SW18) . 1
(PCH) (58) PDAC , 2 (NCH) NDAC

(58) MUX1 1 2 (PCH, NCH) DAC (60)
)

DAC (60) (58) PDAC NDAC . PDAC
(() (Vcom)
. NDAC (()
(Vcom) DAC (60) MUX1
가 , 4
1 PDAC NDAC , PDAC NDAC 2
IC 1/4 , DAC (60)

DEMUX1 DAC (60)
, DEMUX1 PDAC NDAC
4 (CH1 CH4) 2 , DEMUX1
PDAC NDAC 2
(CH1 CH4) (SW21, SW23, SW25, SW27) 1 4 (CH1
1 4 (CH1 CH4) , NDAC
DEMUX1 (SW22, SW24, SW26, SW28)
(SW21 SW28) 4 POL ODD/EVEN
MUX1 - / -
(70) DEMUX1 (70) DEMUX2
, (72), (74), MUX2 .

DEMUX2 DEMUX1 (CH1 CH2) (SW31, SW33,
SW35, SW37) , (CH1 CH2) (SW32, SW34, SW36,
SW38) (76) DEMUX2 (SW21 SW28) (C1
C8) DEMUX2 (SW21 SW28) 4 POL ODD/
EVEN 1 MUX1 DEMUX1 - / -
, DEMUX2 4 (D11 D14) 2
(D21 D24)

MUX2 (D1 D4)가
, MUX2 DEMUX2 (SW31, SW33, SW35, SW37) (B1, B3, B5, B
7) (SW41, SW43, SW45, SW47) , DEMUX2
(SW32, SW34, SW36, SW38) (B2, B4, B6, B8)
(SW42, 44, 46, 48) MUX2 (SW41 SW48)
- / - DEMUX2 (SW31 SW38)
, MUX2 4 POL ODD/EVEN
1 2 , MUX2 4 2
(H2) 1 1 (D11 D14) 3 (H3)

(DL1 DL4) .

(, MUX2)가 . MUX3 SOE SOE (Enable) (EP) MUX3 MUX (Disable) (DP) (Clc)

(2 (Vcom)

IC 4 .

1 (H1) 1 (52) (50) 1 (

, D11 D14)

, 2 (H2) 1 (52) D11 D14 2 (54) , 2 (

(, D21 D24) (54) 1 (

52) D11 D14 4 MSOE . 2 (54)

D11 D14 MSOE .

(270) DAC (60) POL ODD/EVEN

, D11 D14 4

MUX1 , DEMUX1 , DEMUX2

. .

, 2 (H2) 2 (54) 1 D11

D14 MUX1 SW11 D11 (58)->PDAC->DEMUX12 SW21->DEMU

X2 SW31 C1 , MUX1 SW14 D12 (58)->NDAC->DEMU

X1 SW24->DEMUX2 SW34 C4 MUX1 SW15

D13 (58)->PDAC->DEMUX1 SW25->DEMUX2 SW35 C5

, MUX1 SW18 D14가 (58)->NDAC->DEMUX1 SW28->DEMUX2 S

W38 C8 .

, 3 (H3) MUX2 SW41, SW44, SW45, SW48 2 (H2) C1,

C4, C5, C8 D1 D4가 (DL1 DL4) .

, 3 (H3) 2 (54) D21 D24 MUX1 SW12

D21 (58)->NDAC->DEMUX1 SW22->DEMUX2 SW32 C2 , MUX

1 SW13 D22가 (58)->PDAC->DEMUX1 SW23->DEMUX2 SW33

C3 MUX1 SW16 D23 (

58)->NDAC->DEMUX1 SW26->DEMUX2 SW36 C6 , MUX1 SW17 D24가

(58)->PDAC->DEMUX1 SW27->DEMUX2 SW37 C7 (DL1 DL4)

. C2, C3, C6, C7 D21 D24 .

. IC

PDAC NDAC 3

IC 1/4 2 가 IC . ,

IC

IC 2 가

2 가

5 2 IC .

3 IC 2k (DL1 DL2k) 가 . ,

(150) , (150) (148) MUX1 , MUX1

DAC (152) , DAC (152)

DEMUX (180) , DEMUX (180) (16)
 0) . , IC ()
 (144) , ()
 (146) .
 (144) () (SSP, SSC, SOE, POL) 가
 .
 (146) ()
 DAC (152) . , (146) (Vcom)
 (+) (-)
 (148) (144) SSP SSC
 .
 (150) (148) (144)
 (150) 2k (150) 2k , (150)
 (144) SOE (3 6) (150)
 2k (150)
 1 () , SOE 1
 2 () .
 MUX1 (150) DAC (160) , MUX1 6
 ODD/EVEN (150) 2k k ,
 DAC (152)
 DAC (152) MUX1 k POL
 , DAC (152) k DAC (151) , DAC (151)
 PDAC NDAC , PDAC NDAC 2 MUX(158)
 DAC (152) MUX1 2k k k
 ()
 , ()
 PDAC MUX1 (146)
 (Vcom)
 NDAC MUX1 (146)
 (Vcom)
 MUX2(158) (144) POL PDAC NDAC
 .
 DEMUX (180) DAC (152) k 2k
 , DEMUX (180) DAC (152) k
 k () k DEMUX , DAC (152)
 , DAC (152) () DEMUX
 .
 (160) DEMUX (180) k
 k 2k (DL1 DL2k)
 (160) DEMUX (180)
 (184) , (184)
 (162) SOE MUX3 (164) (162) ,
 (184)
 (Ce) , () (Co) , (SW)
 (SW) 6 (44) / (ODD/EVEN)가 ,

가 DEMUX (180) (SW) 4
 Co) (SW) / (ODD) (ODD/EVEN) (Ce) 4 D
 EMUX (80) (EVEN)

(84) (162) (Co) 3 MUX (164) (Ce)

MUX3 (164) (162) (DL1 DL2k) , SOE (144)
 SOE (Vcom) (DL1 DL2k) , MUX3 (164) SOE MUX3 (68)

C MUX2 2 DAC(151) 2 IC PDAC NDA
 2 가 IC 1/2 IC 2
 IC

7 3 IC

7 3 IC (270) (274)가 MUX2
 , 7 3 MUX3 가

7 MUX2 (72) (274) MUX2
 , MUX2 DEMUX2 (SW31, SW33, SW35, SW37) (274) (B1 B4)
 (SW41, SW43, SW45, SW47) , DEMUX2 (SW32, S
 SW34, SW36, SW38) (B1 B4)
 W42, 44, 46, 48) MUX2 (SW41 SW48)
 - / - , MUX2 4 POL (SW31 SW38) 1
 2

MUX3 (274) 8 MUX3 8 MSOE (EP) (DP)
 (274) (DL1 DL4) (DL1 DL4)
 (Clc) (Vcom)

IC 8

1 (H1) 1 (52) (50) 1 (H1) D14)
 , D11

, 2 (H2) 1 (52) D11 D14 2 (54) , 2
 (, D21 D24) 2 (54) 1 (54)
 52) D11 D14 8 MSOE (EP) 2 (54)
 D11 D14 MSOE (EP) DAC (60)
 (270) , D11 D14 8 POL ODD/
 EVEN MUX1 , DEMUX1 , DEMUX2

, 2 (H2) (EP) ODD/EVEN 1 2 (M1, M2)
 , (H3) (DP) 1 2 (M1, M2) 1 2 (S
 1, S2) , ODD/EVEN 1 2

(S1, S2) 가 (DP2) 8 SOE (DP1) SOE MSOE MSOE
 SSC IC () SOE

, 2 (H2) 1 (M1) POL ODD/EVEN 1
 MUX1 SW11 D11 (58)->PDAC->DEMUX1 SW21->DEMUX2 SW3
 1 C1, MUX1 SW14 D12가 (58)->NDAC->DEMUX1 SW24->
 >DEMUX2 SW34 C4 (M2) POL ODD/E
 VEN (58)->PDAC->
 DEMUX1 SW25->DEMUX2 MUX1 SW15 D13가 (58)->PDAC->
 (58)->NDAC->DEMUX1 SW35 C5, MUX1 SW18 D14가
 SW28->DEMUX2 SW38 C8

, 3 (H2) 1 (S1) POL ODD/EVEN 1
 D11, D12 1 (M1) C1, C4 (S3)
 POL ODD/EVEN 1 D13, 14 2 (M2)
 C5, C8 (H3) (DP) 2 C1,
 C4, C5, C8

, 3 (H3) (EP) 2 (H2)
 MUX2 -> (274) -> MUX3

, 3 (H3) (EP) MUX2 SW41, SW44, SW45, SW48 2
 (H2) C1, C4, C5, C8 D11 D147가 D11 D14
 (B1 B4), MUX3 SW51, SW52, SW53, SW54 (DL1 DL4)
 (DL1 DL4) 4 (H4) (DP) MUX3
 (Vocm)

, 3 (H3) 1 (M1) 2 (54) D21 D24 MUX
 1 SW12 D21 (58)->NDAC->DEMUX1 SW22->DEMUX2 SW32
 C2, MUX1 SW13 D22가 (58)->PDAC->DEMUX1 SW23->DE
 MUX2 SW33 C3 (M2) MUX1 SW16
 D23 (58)->NDAC->DEMUX1 SW26->DEMUX2 SW36 C6, MUX
 1 SW17 D24가 (58)->PDAC->DEMUX1 SW27->DEMUX2 SW37
 C7 1 2 (S1, S2) D21, D22, D23, D24
 C2, C3, C6, C7

C2, C3, C6, C7 D21 D24 MUX2 -> (274) ->MUX3
 (DL1 DL4)

, 3 IC PDAC NDAC 3
 IC 1/4 IC IC
 IC 3 IC

, PDAC NDAC
 1/4 2 가

DAC MUX2 DAC 1/2 PDAC N
 2 가

가, IC
가

(57)

1.

;

;

-

;

2.

1

-

-

,

-

,

-

;

-

;

2

3.

2

,

;

;

;

3

4.

3

,

;

가

4 5.
2

1 6.
/

7.
;
- ;
- ;
;

7 8.
-

- ;
-

8 9.
;

10.

8 ,

- ;

- .

11.
7 ,

;

1 2 .

12.
11 ,

2 1 .

13.
11 ,

;

2

14.
13 ,

2 ;

2

15.
13 ,

2

;

2

2

16.

15

,

1

, 2

/

17.

16

,

/

18.

17

,

/

19.

18

,

/

,

, 2

20.

19

,

가

21.

15

,

2

1

2

22.

15

,

가

23.

21

,

2

;

2

.

24.

15

,

2

가

.

25.

24

,

2

.

26.

7

,

;

;

가

-

.

27.

17

18

,

,

가

3

.

28.

1

;

2

;

3

;

,

4

,

.

29.

28

,

,

.

30.

28 ,
2

;

31.

28 ,

가

32.

1 ,
1 , 2 , 3

/

33.

1 ;
2 ;
3

;

4

34.

33 ,
1 3 , / 1

35.

34 ,
/

36.

34 ,
/

37.

36 ,
3

/ 가

38.

37 ,

가

39.

34 ,

4 1 2

40.

33 ,

1

41.

34 ,

2

42.

35 ,

3

43.

36 ,

4

가

44.

33 ,



45.

33 ,


1

2


가





3




4






7



8



专利名称(译)	用于驱动液晶显示板的装置和方法		
公开(公告)号	KR1020040060708A	公开(公告)日	2004-07-06
申请号	KR1020030043606	申请日	2003-06-30
[标]申请(专利权)人(译)	乐金显示有限公司		
申请(专利权)人(译)	LG显示器有限公司		
当前申请(专利权)人(译)	LG显示器有限公司		
[标]发明人	LEE SEOKWOO 이석우 KWON KISEOK 권기석 KIM SEOKSU 김석수 KIM CHANGGONE 김창곤		
发明人	이석우 권기석 김석수 김창곤		
IPC分类号	G09G3/36		
优先权	1020020086998 2002-12-30 KR		
其他公开文献	KR100971088B1		
外部链接	Espacenet		

摘要(译)

本发明涉及一种用于LCD面板的数据传输的装置，该装置能够防止像素信号的失真，并且能够控制数据驱动IC的数量。根据本发明的一个特征的用于LCD面板的数据传输的装置配备有不同的输出通道，输出单元同时输出，相应的数据线到输出单元的来自多路复用器的时分像素信号它提供分时输入的像素数据和数字 - 模拟转换部分：它提供数字 - 模拟转换部分：将来自多路复用器的时分数字图像元素数据转换成模拟像素信号和数字 - 模拟转换部分。

