

(19)
(12)(KR)
(B1)(51) 。 Int. Cl.⁷
G02F 1/133(45)
(11)
(24)2004 03 18
10-0423693
2004 03 08(21) 10-2001-0008026
(22) 2001 02 17(65)
(43)10-2001-0082742
2001 08 30(30) 2000-040992 2000 02 18 (JP)
2000-141263 2000 05 15 (JP)(73) 가 가
3681

가 가

가 4 6

(72) 가 1336-11

가 가 1657-1

가 460

3550

가 297

4783-16

가

가 460

312-3

1389

(74)

:

(54)

(1)

(2)

(EMI)

가

1

1

2 1

3

4

5

6

7

8

9 (a) 9 (b)

2

, 9 (a)

, 9 (b)

10

3

11 (a) 11 (b)

3

, 11 (a)

, 9 (b)

12

4

13 (a) 13 (b) 10

, 13 (a)

, 13 (b)

14 (a) 14 (b)

/

, 14

(a) , 14 (b)

15 (a) 15 (b) 5

, 15 (a) , 15 (b)

16 (a) 16 (b) 6

, 16 (a) , 16 (b)

17a 17b 7 , 17a

, 17b

18

8

19 11 .
 20 12 .
 21 13 .
 22 14 21 가 .
 23 14 .
 24 15 .
 25 16 .
 26 .
 27 .
 28 .
 29 20 .
 30 FPC .
 31 21 FPC .
 32 21 FPC .
 33 3l 21 FPC .
 34 22 .
 35 23 .
 36 24 .
 37 25 .
 38 가 .
 39 .
 40 가 .
 41 .
 42 .
 43a 43b 38 , 43a .
 44a 44b 38 , 44a .
 45 , .
 < >
 SUB 1 :
 SUB 2 :
 TCON :
 CHC :
 :
 ST :

IC
 ,
 ,
 가
 TFT ,
 () 가 ,
 가 ,
 가 가
 42 , 43a, 43b,
 44a, 44b 42 (

42, TFT-LCD (가) ,
 (TCON , 2 , 가 (,
) D2 (CL2), 가 (G)
 (CLI), .

42 , (가 $1024 \times 3 \times (768)$, 1
 , (R), (G), (b) 1 , 38 1
 (, 1). 1
 , 1

024 × 768 , 65 MHz 가 .
 TFT-LCD , 가 (TFT
) TFT (1), TFT
 . (LSI) ,
 , 1
 18 (R, G, B 6) .
 , LVDS , 65 MHz
 , CMOS , 32.5 MHz

43a, 43b, 44a, 44b , 1 TFT
 (가) , 1
 . 1 가 ,
 , 가
 , /
 , 1
 FCA , FCA 1 IC()
 () () (COG)
 IC()
 FPC .

45 SUB2 , PNL (, PNL)
 FPC2가 , HOP PNL
 (fold) .
 CT3 (PCB , CTR3) FPC1 ,
 CTR4가 , FPC2 CT4
 TCON , LVDS CT1,
 (LVDS-R) TCON ,
 , PNL (SUB2) POL1 , 가
 AR .
 FGP , FHL IC1 ,
 IPS , 42 ,
 TCON (,
),
 () , FPC2 (, FP
 C) , FPC , FPC

가
FPC
FCA
IC
IC
6-13724
(
가
가
가
가
(狹額緣化)가
(
)가
가
가
가
(EMI ; Electro Magnetic Interference)가
가

[illegible]

- 6) / , , , 가 .
- 7) / , 0
- 8) 90 2 ,
- 9) 2 , 2 , EMI
- 10) 가 , 가
- 11) 10) , EMI 가 TCON , TCON 「 × 」
- 12) TCON IC ,
- 13) , , TCON LVDS , TCON (= : TFT)가 ,
- 14) TCON TFT 가 가 (TFT) 가
- 15) DAC , C-DAC , DAC 가 R- 가
- 16) ()
- 17) ()
- 18) , , (TFT) FPC FP
- 19) 18) FPC 가 FPC
- 20)) FPC 가 (가) FPC 가
- FPC FPC FPC FPC
- (A)
- $\frac{1}{2}$, $\frac{1}{1}$ 2 () (B) 1 가 , (D)
- C) 2 , (D)

1

(E)

(II)

(F)

(G)

(H)

(I)

1

AR

가

TCN

LVDS

IC1

IC1

TCN

AR

FPC1

PCB(45)

FPC1 (45)

PCB

2

1

가

FPC1

가

FPC2

CHC

가

가

COG

FCA

5

10

64

128

3

(Vref1, Vref2)

Vref1 (V0) Vref2(V1)
 i가 (Vref1, Vref2)가
 Operational Amplifier)
 4 Vref1, Vref2 BA BA ()
 Vref2(V1) 3 i가 Vref1(V0)
 BA Vref
 (TFT)(SUB1) Vr
 ef가
 5 5 2 GVL 6
 (, TFT
 , 가 TFT
 , GVL (Vref) , 5 10
 6 6
 , 가
 , 가
 M, V0, V1 DATA0, DATA1, CL1, CL2,
 , 가 18 DATA0, DATA1 2
 10 2 GVL, CC, (1) LT1,
 (2) LT2, LS, FF1a, FF1b, BA (1) LT1
 DATA0, DATA1 FF1a, FF1b
 (2) LT2, LS DEC DEC GVL
 가 BA
 7 CL2 2 CL2-A, CL2-B 6 가
 8 CL2 2 7
 가 (,)
 , (EMI) IC1 EMI
 9 (a) 9 (b) 2
 9 (a) 9 (b)
 CL2
 t cycle
 = (t cycle - t setup - t hold) / 2 가
 , t setup t hold 가
 가 EMI
 가 가
 가
 가 IC(, 가)

가 ,
 6 8
 FF1a, FF1b
 10
 3
 6 8
 가).
 ()
 FF2a, FF2b
 XGA 20 + α (CL1)
 (FF1a, FF1b, FF2a, FF2b)
 FF1a, FF1b CL2 (1) LT1
 FF2a FF2b CL2
 D
 FF2a, FF2b
 가 가
 1
 가 , EMI()
 11 (a) 11 (b) 3 EMI
 6 11 (a)
 11 (b) ()
 11 (a) 11 (b)
 11 (a) 11 (b) , VIH, VIL, t setup, t hold EMI 9 (a) 9 (b) 가
 10
 가
 FF2a, FF2b
 (가 10
).
 12 4
 ()
 13 (a) 13 (b) 10
 (13 (b)) (13 (a)) 13 (a) 13 (b)
 t setup / t hold
 14 (a) 14 (b) (14 (b)) t s
 etup / t hold
 IC t setup t hold
 0 () (가 가) 13 (a)
 0
 () 0
 t setup / t hold
 15 (a) 15 (b) 5
 15 (a) , TCON 90 2 A, B 15 (b)
 14 (a) , A A
 B B
 가 / 1
 16 (a) 16 (b) 6
 16 (a) 16 (b) 2
 15 (b)

A , 15 (a) B A
B , 15 (b) C가 B
, 15 (a) D , A

2 , , (GND)가 , EMI
가 .
17a 17b 7 , 17a
, 17b

a, GATb, GATc 17a , GATa, GATb, GATc , 가 GAT
(1) LT1 가 ,
17b , DD1 DD5 . . .
17a GATa, GATb, GATc GAT1 GAT5가 GT
TCON , DD1 D
1 DD2 DD3, DD4, . . . DD2
DD1 DD2 GAT1 ,
DD2 DD1 DD2가 (DD1).
DD2 가 DD3
, EMI 가
, 17a FF1a, FF1b, FF2a, FF2b
FF1a, FF1b, FF2a, FF2b

6 8
17a GATa, GATb, GATc 가 TC
ON 8

((遠端)) TCON 가가
IC , 가 가
() IC가
가가 IC
IC , IC
17a , 「1 × IC」
9 TCON , 1
10 가 (10
2). TCON TCON
가 「 x
」 , TCON
, EMI 가

18 TCON 10 PNL , , TFT , , TCON , , 가 ()가 , , TCON PNL IC1 가 , , TCON 가 , EMI , , 가 TCON LVDS LVDS TCON , TCON , LVDS TCON , 가 , 가 , 가 , V0, V1 12 BA , 6 8 , , FPC 가 , 가 (, R-DAC , C-DAC 가), , 가 , , 10 20 , 1 , 가 , 가 , 19 13 () , 가 IC , ACF() , , 가 , 가 , 20 () 14 AR , , 가 , 20 , A A (IC) , ST , ST PNL , TFT , 17a () ST () ST , 가 () ST , , 가 , 가 , , FCA , TCP 20 (가) ST , 가 , 가 , 가 , 가 , 가 , 가 , 가 , 21 () 15 AR , , 가

21 , , (GND) , d , W (, FPC , (GND) , 가 , 가 , FPC 가) , FPC , (GND) , FPC2 , () , FPC2 , , 가 , 22 , 16 , 21 , 가 , PR J , , PRJ FPC CHC , PR 가 , 23 , 17 , , SUB2 (, 21 : CF) , FPC2 (d) , 가 , 가 , TFT , 27 , TFT d FPC , 23 , FPC , 24 , 18 , , 가 , 가 , 25 , 19 , , , , , , () (FPC2)가 , FPC2 , , 가 FPC2 , 26 , 27 , 26 , 27 , A1 1 1 A1 2 , A2 2 A2 가 , A , , , , , AR , 가 , ANL , , , AR , CL2 DF , 가 , AR DF , CL1 ANL M DS AR ,

BP
ST , BP
AR ()
BP
가
27 BP
28 ,
OUT AR
가 " "가
()
가
가
29 OUT IC1 (OUT) AR
IC1 AR
29 A
가 IC1 29
OUT
가
OUT
가
VCC, GND, VL
CD , DM1, DM2, DM3 , DBP 2
VCC, GND, VLCD
AR
BP 2
26 27
CTL ST
BP , 2
ICIA2 ICIA1
30 FPC2 30 FPC2
() , ACF FPC2 FPC2
가
31 21
CHC (22 PRJ) TH TH
(2, 22).
32 FPC2 FPC2 TH 31
FPC2

33 31 21 FPC2 ,
 , FPC ,
 TH 가 , ,
 34 22 , (가, (,
 34 ,) IC1 , FCA (,)
 ,
 , 가 FPC2가
 FPC2 , (1) (, (2)
 PWL-D DE, DDL PWL-D PWL-GDL
 , I/F-FPC PWL-G
 (IC1 I/F-FPC , 34 ,
 , FPC2 I/F-FPC 34 ,
 PWL-D ,
 , 34 ,
 , DDL PWL-D FPC2 ,
 , DDL ,
 , FPC2 PWL-D DDL ,
 CT4가 PCB I/F/FPC ,
 , PCB IC1 (,
 ((A) PAD-A ,
 , 가 ,
 , FPC2 ,
 , I/F/FPC ,
 , 가 ,
 35 23 FPC2 I/F/FPC
 , 34 (短冊狀) ,
 IC1 FPC2 PWL-D
 PWL-DD가 35 I/F/FPC 2 PWL
 22 DDL, (35 G (B) PAD-B PWL-G
 , FPC2 PWL-D
 PWL-DD I/F/FPC G PWL-G 35
 DDL, (A) PAD-A 34 22
 가 , FPC2가 , 가 22
 가 ,
 36 24 I/F/FPC IC
 , 35 23

, 36 35 PWL-D PWL-DD I/F/FPC I/F/
 FPC IC1 DDL, GDL, PAD-C(
 PWL-DD I/F/FPC C I/F/FPC가
 PWL-G) 23 가 TCON
 PCB
 가 37 25 24 FPC2 ()
 36 CT5 I/F/FPC I/F/FPC
 , 24 PAD-D
 , 37 , FPC2가 CT5 FPC2 d
 23 FPC2 FPC2 CT5
 PCB FPC2 CT5
 , 23 가 FPC2
 가
 38 가 (103)가 (104), (TFT-LCD)
 (102)가 (101) (102) (104)
 TFT 2
 , DiG, DiB, . . . Di+1R, Di+1G, Di+1B, . . . GTM (G-1, G0, , G2, . . . Gend, Gend+1), DiR,
 , Cadd
 39 PC () (, 18 , 65 MHz)
 (LVDS : LVDS () LVDS-T (LVDS)
 (, TFT) (LVDS : LVDS)
 LVDS-R LVDS LVDS-R (18 , 65 MHz)
 LVDS TCON 가
 LVDS LVDS-T LVDS LVDS-R ,
 가 가
 EMI가
 40 가 CPU가
 가 가 PNL, FPC1, IV
 FPC2, , LPC LVDS IV
 PNL

, 40, 41

가

가

가

$$\left(\begin{array}{c} \vdots \\ \vdots \\ \vdots \end{array} \right)$$

(TFT)

TFT
, FPC

가 가

가

가

가

가

(57)

1.

1

2

1

가

1

가

1

(, 17B DD3)가 (, 17B GAT3) ,

$$\begin{pmatrix} (& , & 17B & DD4) \\ & (& , & 17B & DD3) \\ & & (& , & 17B & DD4) \\ & & & \vdots & & \end{pmatrix}$$

가

2.

3.

1

1

4.

1

5.

1

1

6. 5
7. 6
8. 7
9. 5
10. 1
11. 5
12. 2
13. 5
14. 13
15. 14
16. 14
17. 1

가 (35) 1
(22) 가 ,
가 1
2 , 1 , 1 2 ,
1 1 1 2
1 1
1 1
가 ,

1 2 , ,
 가 ,
 1 1 가 가 , (, 17B DD1)
 2 가 가 , 1 1 , 1
 2 가 가 , 1 (, 17B DD1) , 1

18.


1 1 2 , 1 2 ,
 1 1 , 1 2
 1 1 ,
 1 1 ,
 1 2 가 가 (, 17B DD1)
 , 1 1 ,
 , 1 1 2
 2 1 , 1
 2 가 가 , 1 (, 17B DD1) , 1

19.


18 1 , ,
 1 1 ,
 20.
 1 1 2 , 1 2 ,
 1 1 , 1 2
 1 1 ,
 1 1 가 , ,
 1 가 2 , ,
 , (38 101) (,
 39 102)가 ,
 1 2 , 2 가 가 (, 17B DD1)
 , 1 1 2
 1 1 , 1 2
 , 1

1 2 ,
1 1
2 가 가 , (, 17B DD1) ,
1
1
21.
1 , 1 2 , 1 ,
2 1 2 2 , 1 ,
1 1 가 , ,
1 2 ,
, 1
1 , 1 (17B DD1) ,
17B DD2-5) 1 (DD1) (,
(, 17B DD3) , ,
(, 17B GAT3) , ,
(, GAT3) , (, DD3)가
(, DD3)
(, GAT3)
(, 17B DD4)
22.
21 , , ,
23.
21 , ,
24.
25.
21 , (, GAT3) (, DD3) ,
(, DD3)
26.
21 , (DD1) ,
1 (, DD3) ,
(, DD3) (, DD3) ,
(, DD4) (, DD3) ,
(, DD4) (, DD3) ,
(, DD4)


1




2



3




4




5


TFT 기판상의 배선




6




7




8




9




10




11




12




13




14




15




16




17a




17b




18








19







20










26












35




36





37





38







41










43b







45



专利名称(译)	液晶显示器		
公开(公告)号	KR100423693B1	公开(公告)日	2004-03-18
申请号	KR1020010008026	申请日	2001-02-17
[标]申请(专利权)人(译)	日立HITACHI SEISAKUSHODBA 日立器件工程株式会社		
申请(专利权)人(译)	株式会社日立制作所 地伤装置工程可否让这个夏		
当前申请(专利权)人(译)	株式会社日立制作所 地伤装置工程可否让这个夏		
[标]发明人	IMAJYO YOSHIHIRO 이마쵸요시히로 IZAWA TETSURO 이자와데쯔로 OOGIICHI KIMITOSHI 오오기이찌기미토시 OOKAWARA HIROSHI 오오까와라히로시 UEDA SHIRO 우에다시로 ISHIGE NOBUYUKI 이시게노부유키 KAWAMURA TETSUYA 가와무라데쯔야 ISHINO HISASHI 이시노히사시 YUMORI FUMIAKI 유모리후미아끼		
发明人	이마쵸요시히로 이자와데쯔로 오오기이찌기미토시 오오까와라히로시 우에다시로 이시게노부유키 가와무라데쯔야 이시노히사시 유모리후미아끼		
IPC分类号	G09G3/36 G09G3/20 G02F1/133		
CPC分类号	G02F1/13306 G02F1/13452 H05K1/181 G09G2310/027 G09G3/3688 G09G2300/0408 G09G3/2011 G09G2320/0223 G09G3/3648 H05K1/0216		
代理人(译)	CHANG, SOO KIL		
优先权	2000040992 2000-02-18 JP 2000141263 2000-05-15 JP		
其他公开文献	KR1020010082742A		

摘要(译)

根据本发明控制的开关元件还涉及多个漏极驱动器中的至少一个中的时钟信号，多个漏极驱动器的每个间隔的相邻对的布线传输指示数据信号和时钟信号被设置。在一对基板的一个上部中的一对基板的一个上部中插入液晶层以用于多个漏极线和液晶显示器形成栅极线用于从多个漏极驱动器和栅极供应信号驱动器操作相应的多个像素，并且该开关元件和像素以及这些漏极驱动器和栅极驱动器具有开关元件。至少一个门电路将电传输转换为与接收相邻的多个漏极驱动器中的另一个，以及（1）该时钟信号和指示数据信号的多个漏极驱动器中的至少一个，以及（2）这是建立。例如，根据本发明的液晶显示器抑制其它装置的电磁波的干扰（EMI），使其位于液晶显示器的周围。或者它带来的优点是它可以防止布线或时钟信号中指示数据信号的失真。液晶显示器，倒装芯片封装模式，漏极驱动器，栅极驱动器，薄膜晶体管。

