

(19)
(12)

(KR)
(A)

(51) 。 Int. Cl. ⁷ G09G 3/36	(11) (43)	10-2005-0000655 2005 01 06
(21)	10-2003-0041124	
(22)	2003 06 24	
(71)	20	
(72)	169 4 404 506	
	489-11/4	101 807
(74)		
:		
(54)		

; 1

1

6

1

2

3 2

4

5 2

•

6 2

7 6 DEM

8 6 DEM

9a 9b 6

10 6 가

11 6

<
>

2,20 : 4,22 :

6,24 : 10,12 :

14,16 : 30 :

32,34 : 36 :

38 : 40 : DEM

42 : 44 :

46 : 48 :

50 : 가 60,62,64,66 :

,

가

가

1

$$1, \quad (4), \quad (2), \quad (2), \quad (DL1), \quad (DLm) \quad (6)$$
$$\begin{array}{ccccccc} (2) & & (GL1 & GLn) & & (DL1 & DLn) \\ (TFT) & , & (TFT) & & & & \end{array}$$

(6) (GL1 GLn) (R,G,B) 1 1
 (DL1 Dm) (4) GLn 가 1
 (TFT) (GL1 GLn) (DL1 Dm (TFT
 가 (Cic)
 (Cic)
 ()
 (DL1 Dm) (GL1 GLn) (DL1 Dm)
 (DL1 Dm) (m)
 m n
 m
 (2) m (DL1 Dm) (DL1 Dm)
 (4) (DL1 Dm) (DL1 Dm)
 (Integrated Circuit : 'IC')가
 ,
 ; 1
 1
 1 1 1 ; 1 2
 2 ; 2
 2
 1/2 1/2 1/2 1/2 ,
 1 1
 1/2 1/2
 가
 1
 1 1 ; 2
 (), (), (),

(), (), (), (),
(), (), (), (),
2 .
2 .
2 4 .
2 1 3
, 2 2 2 4 .
1 2 i(i
, 2 i+1)
. .
i i+1 3 가 4
가 .
3 i(i
, 4 i+1)
. .
i i+1 1 가 2
가 .
i) 2 가 i+2 1 2 i(
2 1 .
3 ,
1 3 1 3
1 .
2 1 2 2
2 , 3 .
2 2
1 ,
2 1 1 1
3 , 3 4 .
1 1/2 1/2
2 , 1 2
1 ; 2
2 가 i+2 1 i(i
가 1)
가 .

3 ,

1 3 1 , 1 3

2 1 2

2 , 3 2

2 11

2

2 (20) , (20) (DL1

DLm/2) (24) , (22) (20) (24) (GL1 GLn) (30)

(20) (GL1 GLn) (DL1 DLm/2) 1 (10

) 2 (12) , 1 (10) 1 (10) 1 (14)

2 (12) 2 (12) 2 (16) 1

2 (10,12) (Clc) 가 (Clc) , 1 (14) 2 (16) 2 (10,12)

(Clc) ()

1 (10) 1 (14) (DL) , 2 (12)

2 (16) (DL) , 1 (10) 2 (10)

2 (12) (DL) / , 1 (10) 2 (1

2) (DL) 가

1 (10) 2 (12) 4 , 4 1

(10) 1 (14) (DL) , 2 (12) 2 (16)

(DL) (12) 2 (16)

i(i) 1 (10) 1 (14) 1 2

(TFT1,TFT2) 1 (TFT1) i (GLi)

i+2 (GLi+2) 2 (TFT2) 1

(TFT1) (DL) , 2 (GLi)

(TFT2) 1 (10) 1 (14) i (GLi)

i+2 (GLi+2) 가 1 (10)

i 2 (12) 2 (16) 3 (TFT3)

3 (TFT3) i (GLi) , 3 (12)

(DL) 2 (GLi) 가 2 (12)

2 (16) i (GLi)

(22) (30) (R,G,B)

L1 DLm/2) 가 (22) IC (D

(24) 1 (SP1) 2 (SP2) 3 2 (SP2) (GL

1 GLn) 1 (SP1) 2 (SP2) , 2 (SP2)

1 (SP1)

(24) i (GLi) 2 (SP2) i+2 (GLi+2)

2) 1 (SP1)가 1 (TA) 2 (TB) 2 (SP2) (SP2)

1 (SP1) (SP1)가 1 (TA) 2 (TB) 2 (SP2) (SP2)

2) 1 (SP1) (SP1)가 1 (TA) 2 (TB) 2 (SP2) (SP2)

1 (SP1) (GLi) 2 (SP2) i+2 (GLi+2)

1 (SP2) i+2 (GLi+2) 1 (TA) i (GLi) 2 1

(TA) 2 (TB) i (GLi) 2 (SP2)

i (10,12) 가 1 (TA)

i (SP1)가 i+2 (GLi) 2 (SP2)가 i+2 (GLi+2) 1 (TFT1)

(SP1)가 i+2 (GLi) 1 (SP1) 1 (TFT1)

TFT1)가 - i (GLi) 2 (SP2) 1 (SP1) 2 (TF

(TFT2) 1 (TFT1) 1 (TFT2) - 2 (TFT2)

T2)가 - (DL) 1 (DA)가 2 (TFT2)

1 (10) (DL) 1 (DA)가 2 (TFT2)

가 i (GLi) 2 (SP2) 2 (TB) 3 (TFT3)

가 - 3 (TFT3) 2 (TFT3)가 - (DL) 2 (DB)가 3

(12) 1 (TA) 2 (SP2) 2 (TB) 1 (TA)

1 (DA) 2 (12) 1 (TA) (DB)가 2 (TB) 2 (DB)

(30) (22) 1 (30) (DL) 2 가

1 2 (SP1,SP2)가 (24) (GL)

(30) (20) 5

5 (DL) Ro('o' odd ;), Go, Bo, Re('e' even ;), Ge, Be,...

() Roo, Goo, Boo, Reo, Geo, Beo, Roe, Boe, Ree, Gee Bee,...

, Roo , Roo , Ree P0, P1,

P2,...

6 (30)

6 (30)

1 (32), 1 (32)

2 (34), 2 (34)

(36) (38) , (24) (36) ,

(38) 7 (DE) 2 (DE)

M) (38) 1 (DL) 2 가 (DE)

(38) DEM(Data Enable Modulation) (40) , DEM (40) 2 ,

, DEM (40) (DE) (DE)

, DEM (40) 8 (44), 1 (46), (48) 가 (50) (4

4) (DE) 1 (T1+T2) , (46)

2) (46) (44) (DE) (T1) (DE) (T

T2) (46) .

(48) (46) (T1) 2 T1/2 가 (50) (

48) T1/2 (DE) (T2) 2 T2/2 7

(DEM) (DE) (T2) 2

T2/2 가 (50) .

1 (32) 9a (R) , (G) (B)

), (R) , (G) (B) , 6bit 1 (32

) (R) , (G) (B) 1 (32)

1 (32) (R) (R_O)

(R_E) , 1 (32) (G) (G_

O) (G_E) , 1 (32) (B) (B_

(B_O) (B_E) 1 (32) (R_O, G_O

, B_O) (R_E, G_E, B_E) 2 (34) , (R_O,

G_O, B_O) (R_E, G_E, B_E) 2 (34) 가 ,

EMI가

2 (34) 9b (R_O, G_O, B_O) (R_E, G_E, B_

E) , 2 (34)

(R_O) () (R00) () (ROE) , 2 (34

) (R_E) () (REO) () (REE)

가 , 2 (34) (G_O) () (GOO)

() (GOE) (G_E) () (GEO)

(GEE) , 2 (34) (B_O) () (BOO)

() (BOE) (B_E) () (BEO)

() (BEE)

2 (34) (ROO, ROE, GOO, GOE, BOO, BOE, REO, REE, GEO, GEE, BEO, BEE

) (36) , (ROO, ROE, GOO, GOE, BOO, BOE, REO, REE, GEO, GEE, B

EO, BEE) (36) , 가 EMI가

(36) (38) (ROO, ROE, GOO, GOE, BOO, BOE,

REO, REE, GEO, GEE, BEO, BEE) (ROO, ROE, GOO, GOE, BOO, BOE, REO,

REE, GEO, GEE, BEO, BEE) (22)

10 (36) (ROO, ROE, GOO, G

OE, BOO, BOE, REO, REE, GEO, GEE, BEO, BEE) (P0, P2, P4, P5)

(R00, ROE, BOO, BOE, GEO, GEE) 1 (60) , (GOO, GOE, REO, RE

E, BEO, BEE) 2 (60) (60) P0, P2, P4, P6,...

2 (62) P1, P3, P5, P7,...

(36) (DEM) i(i) 1 (60)

(22) , i+1 2 (62)

(22) (22) (DEM) 1/2 2

1 (60) (DL) , 1/2 2

(62) (DL) 1 (22)

가 (DL) 2 가

(22) .(2

(22) .)

, (DEM) i i+1 3 (64)

(P0, P2, P4, P5) (R00, ROE, BOO, BOE, GEO, GEE) , 4
 (66) (GOO, GOE, REO, REE, BEO, BEE) (DEM)
 i+2 3 (64) 가 (22) , i+3
 4 i+2 (66) 가 1 (22) (60) 2 (62) 가 (DEM)
 (36) i+3 (22) 가
 22) .(4 가 ()
 .)
 4) , (22) (DEM) 1/2 3 (6)
 (DL) (DL) , 1/2 4 (66)
 (DL) . , (22)
 1 (DL) 2 가
 .
 (42) (38) (24) . 11
 , (42) (DEM)
 (GSPM), (Out Enable : OE1, OE2, OE3) (GSCM)
 (24)
 (GSPM) (DEM) 3
 (GSPM) (24) (GSPM)
 .(11 (GSPM)가 1
 .)
 1 3 (OE1 OE3) (DEM) 6
 . , 1 3 (OE1 OE3) (OE2) 3
 , 3 (DEM) 2
 (OE1) 3 (OE3) 2 (OE2)
 (DEM) 2
 .
 1 3 (Out Enable : OE1 OE3) (24)
 , 1 (OE1) 가 j(j 1, 4, 7, 10,...) (GLj) (VGL)
 가 , 2 (OE2) 가 j+1 (GLj+1)
 VGL) 가 , 3 (OE3)가 가 j+2 (GLj+2)
 (VGL) 가 .
 (GSCM) (DEM) 2
 (GSCM) (DEM) 1 , 1
 1 (GSCM) (24) (GSCM)
 (SP1) 2 (SP2)
 , (GSCM) (GSPM)
 , 1 (OE1) 3 (OE3) 가 (GL3)
 1 (GL1) 3 가 , 3 (GL1)
 (SP1) 3 (OE3) (GSCM)
 (SP2)
 , (GSCM) ()
 , 1 2 (OE1,OE2) 2 (GL
 2) 4 (GL4) 가 , 1 (OE1) 4
 (GL4) (SP1) , 2 (GL2)
 (SP2) (GSCM)
 (GL) 1 (SP1) 2 (SP2)
 .

가 1 2 가 2 2 가 1 2 가 2 가

(57)

1.

1 ; 1 1 1

2.

1 , 1 ; 1 1 2 2 ; 2 ;

3.

2 , 2

4.

3 , 1/2 1/2 1/2 1/2

5.

4 ,

12.

9 ,
3 i(i) i+1
4 .

13.

12 ,
i i+1 1 가
2 가 .

14.

4 ,
i) 2 가 i+2 1 2 1 i(
2 .

15.

14 ,
3 ,
3 3 3
1 3 ,
1 1
1 .

16.

15 ,
2 1 2 3 2
2 , 2
2 .

17.

/ ,
2 1 ,
2 ,
1 3
3 1 3
4 .

18.

17

1

1/2

1/2

19.

17

2

1

1

2

20.

17

가 i+2
가

2

가
1

i(i)

21.

20

3

1 3

3

1

3

1

22.

21

2



2



1

3


2

2








5




6








9b



10



11



专利名称(译)	液晶显示装置的驱动装置和驱动方法		
公开(公告)号	KR1020050000655A	公开(公告)日	2005-01-06
申请号	KR1020030041124	申请日	2003-06-24
[标]申请(专利权)人(译)	乐金显示有限公司		
申请(专利权)人(译)	LG显示器有限公司		
当前申请(专利权)人(译)	LG显示器有限公司		
[标]发明人	BAEK JONGSANG 백종상 KWON SUNYOUNG 권순영		
发明人	백종상 권순영		
IPC分类号	G09G3/36		
CPC分类号	G09G2300/0814 G09G3/3659 G09G2310/0205		
代理人(译)	金勇 年轻的小公园		
其他公开文献	KR100933448B1		
外部链接	Espacenet		

摘要(译)

本发明涉及一种应用于液晶面板的驱动装置，其中数据线通过减少数据线而减少。本发明的液晶显示器的驱动装置包括从用于基数数量的像素数据中的定时控制单元和时序控制单元从外部提供的红色的像素数据，绿像素数据和基数数的像素数据分割成偶数它提供连续地它设置有它提供它是用于供给偶数像素数据以1个水平期间数据中的每个数据线的偶数像素数据和数据驱动器数量的像素数据和1个水平周期和基数数的像素数据提供蓝色像素数据。

