

(19)
(12)(KR)
(A)(51) 。 Int. Cl. ⁷
G09G 3/36(11)
(43)2002 - 0090308
2002 12 02(21) 10 - 2002 - 0028557
(22) 2002 05 23

(30) JP - P - 2001 - 00155193 2001 05 24 (JP)

(71) 가 가
2 4 - 1

(72) 가 3 3 - 5 가 가

(74)

:

(54) , ,

2	1				,
3	1				,
4	1	LCD			,
5a				(V _{com})	
					,
5b					,가
					,
6a				(V _{com})	
					,
6b					,가
					,
7		LCD			,
8a,	8b	8c			
					,
9a,	9b	9c			
					,
10a	10b				,
11a	11b	LCD			,
12a,	12b	12c			,
13					,
14			가		,
15					,
16			SR		,
17	DAC		(階調)		,
18			OP		,
19			OP	1	2
					,
20					,
21					.

10 : () 20 : LCD ()

22_{nm} : TFT 24_{nm} :

26_{nm} : 28_{nm} :

30 : 32, 52, 140, 140₀ :

34, 36, 36₀ : 38, 38₀ : (DAC)

40, 40₀ : 50 :

54, 56 : L/S58 :

60 : LCD 62 :

64 : RAM 66 : I/O

68 : LCD I/O 70 :

72 : 74 :

80 :

100B, 108B, 120B, 128B :

102A, 106A, 122A, 126A :

150 : 160₀ :

162₀ : 1 164₀ : 2

166₀, 168₀ : 170₀ :

180₀ : 182₀ :

184₀ : XOR CLK :

DACen : DAC dacen : DAC

EIO :

LEVen :

1even :

LP : OPen :

open : POL :
SHL : XOEV :

2001 05 24

2001 - 155193

가
STN(Super Twisted Nematic)

(Thin Film Transistor: TFT)

1

가

가

가

, TFT

1

가

가

가

1

1

(開發工

數)

가

가

가 0

가 가

가

가

8

가

가

1.

1.1

1, () .

(10), (Liquid Crystal Display : LCD) (20), () (30), () (50), LCD (60), (80) .

LCD () (20) , , Y X () $(G_1 \sim G_N)(N^2)$, X Y () $(S_1 \sim S_M)(M^2)$ $(G_n)(1 \leq n \leq N, n)$ $(S_m)(1 \leq m \leq M, m)$, TFT 22_{nm} ()가 .

TFT 22_{nm} , (G_n) . TFT 22_{nm} (Sm) 24_{nm} 26_{nm} . TFT 22_{nm} .

24_{nm} , 26_{nm} 28_{nm} (封入) , 가 () .

28_{nm} , (80) (V_{com}) .

(S₁ ~ S_M) (30) 1 () , LCD (20) .

(50) 1 , , LCD (20) (G₁ ~ G_N) .

LCD (60) (Central Processing Unit : CPU) , LCD (30), (50) (80) . (60) , (30) (50) , (80) (V_{com}) .

(80) , LCD (20) (V_{com}) . (V_{com}) , LCD (20) TFT (30), (50) LCD (20) .

(10) , LCD (60) (80)가 , LCD (20) (30), (50) .

1 , (10) LCD (60) , LCD (60) (10) , LCD (60) (10) 가 .

()

2 , 1 .

(30) (32), (34, 36), (,
)(38), (40) .
 (32) , (32)
 (CLK) (EIO) , (CLK)
 (EIO) .

, (32) , (SHL)가 (32)
 (SHL) , (DIO) (EIO)
 , (SHL) (30)
 (30) LCD (60) 가 ,
 , 가 .

(34) LCD (60) , 18 (6 () × 3(RGB)) ,
 (DIO)가 (34) (DIO) (32)
 (EIO) .

(36) LCD (60) (LP) , (34) 1

DAC(38)

(40) DAC(38)

(30) LCD (60) (18)
 , (LP) 1 (36)
 , LCD (20) TFT

()

3 , 1 .

(50) (52), (Level Shifter : L/S) (54, 56) (58)

(52) (52)
 (CLK) (EIO) , (CLK)
 (EIO) (EIO) ,

LCD (60)

L/S(54) LCD (20) TFT
 20V 50V ,

(高耐壓) 가

(58) L/S(54) , CMOS ,
 (50) L/S(56) , LCD (60) (XOEV)
 가 (58) L/S(56) (XOEV) ,
 가 .

(50) (EIO)가 (CLK) ,
 (52) (52)
 , ,
 , L/S(54) (58)
 , LCD (20) TFT 1
 , LCD (20) TFT ,
 .

(LCD)
 4 , 1 LCD .

LCD (60) , (62), (Random Access Memory : RAM)(,)(6
 4), (I/O)(66) LCD (68) (62) (70),
 (72) (74) .
 (62) , (30), (50) (80)
 , (70)가,
 (72) , (74) ,
 .

RAM(64) 가 , (62) .

LCD (60) I/O(66) , (30) (50)
 가 I/O(66) CPU (Digital Signa
 I Processor : DSP) (MicroProcessor Unit : MPU) .

LCD (60) CPU 가 , DSP MPU
 가 (60) CPU ,
 (30) (50) 가
 .

(CoMmanD : CMD) ,
 가 ,
 가 .

LCD (60) 가 , RAM(64) ,
 가 , LCD (60) (72) RAM(64) .
 (70) (72) , (74)
 (70) (72) , LCD
 (68) , (30), (50) (80) .

, (70) (74) , RAM(64)
 , LCD (68) , (30)
 .
 1.2
 , , (10) 가
 .
 가
 가
 (着目) , 가
 5a, 5b , 5a 5b
 (V_{com}) 가
 5a 가 1
 TFT (Vs) (f1) 「+
 V」, (f2) 「-V」가 , TFT
 (V_{com})
 가 가 5b (f1)
 , (f2) 가
 6a 6b , 6a 6b
 (V_{com}) 가
 , 6a 가 , (V
 (IH) , 1 TFT (Vs) , (f
 s) , (f1) 1H 「+V」, 2H 「-V」가 , (f
 2) 1H 「-V」, 2H 「+V」가
 , TFT (V_{com})
 .
 가 가 , 가
 6b 가 1
 , , 가 1
 , .

1.3

7 , (10) LCD (20) ,

(10) LCD (60) (30),
 (50) (80)가 LCD (60) , (30) 1
 (POL) , LCD (60) (50) ,
 , LCD (60) (80) (VCOM)

(30) , 1
 (50) , LCD (20) TFT
 (V_{com}) (V_g) (80)
 (VCOM) , LCD (20)

TFT (V_{com}) 가
 가 가 (V_p) (V_n) (V_p) , (VCL) ,
 가 가 가

2.

2.1

(30) , (30)
 , 가
 , 가

8 , 1 RGB 3 ,
 (30) 24 (, S₁ S₂₄) 1 , LCD (20)
 (1) 가 가

8a, 8b 8c ,

8a LCD (20) , Y
 (30) , X (100B) (50) , 8b
 (102A, 104A)

8c (106A) , (108B, 110B)
 가 , 8b, 8c ,

9a, 9b 9c , .

, 9a LCD (20) , X
 (30) , Y (50) , 9b
 (120B) , (122A, 124A)

9c (126A) , (128B, 130B)
 가 . , 9b, 9c ,

가 .

(30) , (40) ,

10a 10b ,

10a DAC(38_A) , (40_A)
 (40_A) .

10b
 DAC(38_B) , (40_B)
 (40_B)

, TFT 가 가
 (V_{CL})

TFT
 가 가 .

2.2

(30) 8a 8c, 9a 9c ,
 , LCD (20) 가 가 .

11a 11b , LCD (20) (30) .

, 11a , LCD (20) (30)가 . , 11b
 , LCD (20) (30)가 .

(30) , 11a LCD (20)
 (30)가 , 11b LCD (20)
 (30)
 (SHL) ,

12a, 12b 12c ,

11a (30)가 , (SHL) 「H」
 , 12a 가 (S₁ S_N) , (P₁ P_M) (36) 1
 가

11b (30)가 , (SHL) 「L」
 , 12b , 12a LCD (60)
 , (36) (S₁ S_M) , (PM, ... ,P3, P2, P1)

12a 12b ,

가
 가 , 12c
 (30)

(30)

(30)

3.

3.1 ()

13 , (30)

(30) 288 (S₁ S₂₈₈)

13 , (30) 24 (S₁ S₂₄ , S₂₅ S₄₈ , ... , S₂₆₅ S₂₈₈) ,
 , 12 (B0 B1) , 13 (B0)
 , (B1 B1) 가

(30) (B0) , (S₁ S₂₄) , (140₀),
 (36₀), (38₀), (40₀) , (140₀)
 2 (32) (34)

(140₀) SR₀₋₁ SR₀₋₂₄ (36₀)
 LAT₀₋₁ LAT₀₋₂₄ (380) DAC₀₋₁ DAC
 0-24 (40₀) SDRV₀₋₁ SDRV₀₋₂₄

3.2

(30) ,
 (30) 14 (150) LCD (60) LCD (60) (150) (CPU)
 (150) (30) (150)
 (150) (B0 B11) , (PA
 (PART0 PART11) ,
 RT0 PART11) ,
 「0」 ,
 「1」 ,
 (30) , 가 가 ,
 가 .
 15 ,
 (30) , 가 .
 (PART0 PART11)
 (SHL) , , PART0' ((SHL) (PART0, PART11) , 가 , (PART1, PART10) PART1', (PAR
 T2, PART9) PART2', ... , (PART11, PART0) PART11'
 가 (PART0' PART11')
 PART0, PART1, ... , PART11, PART11, PART10, ... , PART0
 (B0 B11) (B0 B11) (PART0' PART11')
 (B0) (PART0') 가 .

3.3

(B0) (140₀) (CLK) , (140₀) (SHL)
 SR , (LIN) (RIN)
 (B0) LIN LOUT, (B11) RIN ROU
 T , (SHL)

16, SR_{0-1} .

, SR_{0-1} , SR_{0-2} SR_{0-24} 가 .

SR_{0-1} FF_{L-R} , FF_{R-L} SW1 .

FF_{L-R} D (LIN) CK
, Q (ROUT), SR_{0-2} D
(LIN) .

FF_{R-L} D (RIN) CK
, Q (LOUT) .

FF_{L-R} Q (ROUT) FF_{R-L} Q
(LOUT) SW1 .

SW1 (SHL), (ROUT) FF_{R-L} Q
(LOUT), (36₀) LAT_{0-1} .

, (140₀) SR_{0-1} SR_{0-24} (LP)
(36₀) LAT_{0-1} LAT_{0-24} .

3.4

(LAT_{0-1}) (S₁) DAC_{0-1} .
 DAC_{0-1} DAC (DACen)가 「H」, LAT_{0-1} , 6
() , 64 .

3.5

17, DAC_{0-1} (80) ,
 V_0 V_8 . DAC_{0-1} DAC (DACen)가 「H」
가 , 6 , 3 V_0 V_8
 , 6 ,
3 V_2 V_3 8 V_{23} .

, (S₁) DAC_{0-1} (40₀) $SDRV_{0-1}$
가 , (S₂ S₂₄) ,
DAC (DACen)가 (30) DAC
(dacen), (B0) 가 (PART(PAR
T0')) , DAC ,

, DAC (DACen) (S₂ S₂₄) DAC_{0-2} DAC_{0-24} 가
, DAC 가 .

3.6

(40₀) $SDRV_{0-1}$, (OP₀₋₁) ,
(VG₀₋₁) .

3.6.1

가 (OP₀₋₁) 가 , (OPen) 「H」 , DA
C₀₋₁ , (S₁) (S₁)

(OPen)가 (30) 가 ((PART (PART0')) , (B0)

18 , 가 (OP₀₋₁) .

(OP₀₋₁) (160₀₋₁) , (170₀₋₁) (OP₀₋₁)
(VOUT) (OPen) , DAC₀₋₁ (VIN) ,

(160₀₋₁) 1 2 (162₀₋₁ , 164₀₋₁) .

1 (162₀₋₁) p (QP1, QP2) , n (QN1, QN2) .

1 (162₀₋₁) , p (QP1, QP2) (VDD)
(QP1) , p (QP1, QP2) p
(QN1) . p (QP1) n
(QN2)

n (QN1) (VOUT) , . n (QN2)
(VIN) .

n (QN1, QN2) (VREFN1 VREFN3) 가 「
H」 가 (166₀₋₁) , (VSS) .

2 (164₀₋₁) p (QP3, QP4) , n (QN3, QN4) .

2 (164₀₋₁) , n (QN3, QN4) (VSS)
(QN3) , n (QN3, QN4) n
(QP3) . n (QN3) , p
(QN4) p (QP4)

p (QP3) (VOUT) . p (QP4)
(VIN) .

p (QP3, QP4) (VREFP1 VREFP3) 가 「L
」 (168₀₋₁) , (VDD) .

, (170₀₋₁) p (QP11, QP12) n (QN11, QN12) .

(170₀₋₁) , p (QP11) (VDD) ,

(QP2) p (OPen)가 (QP11) p

(QP12) .

p (QP12) (VDD_DRV) , (VOU

T) .

, n (QNI1) (VSS) ,

(OPen) 가 , n (QN11) n (QN4)

, n (NP12) . n (QN12) (V

SS_DRV) , (VOUT) .

19 , 1 2 (162₀₋₁ , 164₀₋₁)

.

(VREF1 VREF3) ,

(VREF1 VREF3)

, p (VREFP1 VREFP3) n

(VREFN1 VREFN3) .

, (OPen) 「H」 , (VREF1 VREF3)

, p (VREFP1 VREFP3) , n

(VREFN1 VREFN3) , (166₀₋₁ , 168₀₋₁) . , (OP

en) 「L」 (VREF1 VREF3) . , (166₀

-1 , 168₀₋₁) 가 , .

, (OP₀₋₁) .

1 (OPen) 「H」 , (VOUT) (VIN) ,

2) (162₀₋₁) , n (QN2) 가 , p (QP1

VOUT .

, (VOUT) (VIN) , 2 (1640 - 1) , p

(QP4) 가 , n (QN12) (VOUT)

.

, (OPen) 「L」 , 19 ,

(VREF1 VREF3)가 , (166₀₋₁ , 168₀₋₁) , p

(QP11) 가 (VDD) , n (QNI1) 가

(VSS) , (VOUT) 가 , (VOUT)

(VG₀₋₁) .

3.6.2

13 , (VG₀₋₁) (LEVen)가

「H」 , () ,

(V_{PART - LEVEL}) .

, $(V_{\text{PART-LEVEL}})$ (V_{CL}) ,
 (V_{com}) , (1)

$$|V_{\text{PART-LEVEL}} - V_{\text{com}}| < V_{\text{CL}} \dots (1)$$

, $(V_{\text{PART-LEVEL}})$ TFT
 가, 가 (V_{CL})

, $(V_{\text{PART-LEVEL}})$ 가, (V_{com})
 , LCD (20)

, $(V_{\text{PART-LEVEL}})$ $(V_{\text{G}_{0-1}})$ $(V_0 \quad V_8)$

, $(V_0 \quad V_8)$ (SEL), $(V_{\text{PART-LEVEL}})$
 , (V_{com}) 가, $(V_0 \quad V_8)$

, (LEVen)가 (30)
 (1even) (B0) 가 (PAR
 T(PART0'))
 , ()
 , $(V_{\text{G}_{0-1}})$
 가

, (OPen) (V_{com}) $(V_{\text{G}_{0-1}})$ $(V_0 \quad V_8)$
 24) SDRV₀₋₂ SDRV₀₋₂₄ 가, (LEVen) $(S_2 \quad S_8)$

20 , $(V_{\text{G}_{0-1}})$

(V_{com}) $(V_{\text{G}_{0-1}})$ $(L80_{0-1})$, (182_{0-1}) (SW2)

n (182_{0-1}) 가 n (Q_{N21}) P (Q_{P21})
 (V_0) (Q_{N21}) (V_8) p (Q_{P21})
 (184_{0-1}) 가 . XOR (184_{0-1}) (POL) XOR

, (182_{0-1}) (POL) ,
 $(V_0 \quad V_8)$ 가 (SW2)

(SW2) (SEL) (180_{0-1}) , (182_{0-1})
 $(V_{\text{PART-LEVEL}})$

3.7

21 , (30)

(CLK) , (EIO)가 , EIO1 EIO(L 2
) , EIO1 EIO(L 2
 (DIO)가 .

(36) (LP) , 1
 DAC(38) (40) .

가 .

(V_{com}) .

가 가 가 .

LCD 가 가 .

24 1 . 1
 24 , 24 1 .

LCD , LCD ,

TFT ,

(57)

1.

,

,

,

.

2.

1

,

, 1

,

,

,

,

,

,

,

.

3.

1

,

,

,

,

,

,

,

.

4.

3

,

,

,

,

,

,

,

.

5.

1

,

,

.

6.

3

,

,

,

,

가

,

.

7.

3

,

,

,

,

.

8.

3

,

,

가

.

9.

1

8

,

8

.

10.

,

,

,

,

,

,

,

,

,

,

가

,

,

,

,

.

11.

,

,

,

,

,

,

,


,

,


가

12.


가




2



3




4




5

(a)




(b)




6


(a)




(b)




7




8



9



10




(a) 부분 표시 데이터가 온에 설정된 블록


(b) 부분 표시 데이터가 오프에 설정된 블록




11

(a)




(b)




(a) $SHL = \lceil H \rceil$ (b) $SHL = \lceil L \rceil$
데이터 교체가 없을 경우(c) $SHL = \lceil L \rceil$
데이터 교체가 있는 경우

13




신호 드라이버의 구성(블록 단위)

14




15




데이터 교체 회로


16




17



18




19




기준 전압 선택 신호 생성 회로

20



비표시 레벨 전압 공급 회로

21



专利名称(译)	信号驱动电路，显示装置，电光装置和信号驱动方法		
公开(公告)号	KR1020020090308A	公开(公告)日	2002-12-02
申请号	KR1020020028557	申请日	2002-05-23
[标]申请(专利权)人(译)	精工爱普生株式会社		
申请(专利权)人(译)	精工爱普生株式会社		
当前申请(专利权)人(译)	精工爱普生株式会社		
[标]发明人	MORITA AKIRA		
发明人	MORITA,AKIRA		
IPC分类号	G09G3/36 G09G3/20 G02F1/133		
CPC分类号	G09G2310/027 G09G2310/0291 G09G2330/021 G09G2340/0414 G09G2310/0297 G09G3/3696 G09G3/3688 G09G3/3614 G09G3/3666 G09G2340/0478 G09G2310/0283 G09G2310/0232 G09G2310/04 G09G2340/0471 G09G3/3677 G09G2310/0289 G09G2340/0421 G09G3/3648		
代理人(译)	KIM, CHANG SE		
优先权	2001155193 2001-05-24 JP		
其他公开文献	KR100497881B1		
外部链接	Espacenet		

摘要(译)

本发明涉及有源矩阵型液晶面板的信号驱动电路，包括对应于目标块信号线的移位寄存器，并将该信号驱动电路在多个信号线上划分的块移位到单元，将图像数据移位到单元，线锁存器在水平同步信号中同步并锁存图像数据，用于产生基于图像数据产生驱动电压的驱动电压的电路，以及信号线驱动电路。基于部件显示数据的显示和控制，其中以块部件为单位指定该信号驱动器。基于图像数据在显示区域中驱动固定块的信号线。它在非显示区域中围绕固定块的每条信号线被驱动到在非显示电平电压供应电路中产生的预定非显示电平电压。

