

(19)
(12)

(KR)
(A)

(51) 。 Int. Cl. ⁷
G09G 3/36

(11)
(43)

2002 - 0002163
2002 01 09

(21) 10 - 2000 - 0036648
(22) 2000 06 29

(71) .
,
20

(72) 169 4 404 506
1235 - 10

(74)
:

(54)

1
, ;
n(n) ;

- 1
- 2 1 6
- 3 4
- 4
- 5 4
- 6
- 7

< >

10,410 : 20 :

30, 430 : 40 :

420 : 411,416 :

412,414 : 413,415 :

D1 ~ Dn :

G1 ~ Gm :

가 , 가

5MHz , XGA (DCLK) (refresh rate) 60Hz 6
 65MHz , SXGA 108MHz , UXGA 160MHz (DCLK) XGA

45MHz ~ 60MHz

1 , XGA .

2 (DCLK)
65MHz 32.5MHz .

1 (10) (odd data, even data)
n (D1 ~ Dn) (20)
(20) m (G1 ~ Gm)
(40) (30) (D1 ~ Dn)
(10)

2 (DLCK)

2 1 (2b) (DCLK1:2a)
(2b) (odd data:2d) (even data:2e) 2
(DCLK2:2c) (2d,2d)가
" 2 port " " 6 " ,
1995 - 19513 .

가 8 , 2
(10) 48 (48 bit line = 2port X 3(R,G,B) X 8b
it) 가 (high - > low)
가 .

가 UXGA 160M
Hz " 2 port " 1
80MHz .

4 Port 1 4

3 4 port 3 1
(30) n , 2 , 3 3b,3c
1 (data1 ~ data 1024) , 3 3e,3f,3g,
3h 4 (DCLK:3a) 2
(SSC:3d) 가 1/2 .

$4 \times 3(\text{RGB}) \times 8(\text{bit}) = 96$ 8bit , (10)
 Low -> High high -> Low , n+1 4
 가 Low -> High (10) 가 ,
 (analog power noise) DC - DC () ,
 가 가 .

$n(n+1)$;

$n(n+1)$;

1 , 1

$n(n+1)$;

2

1 , 1

$n(n+1)$;

1

1

1
 ; 1
 ; 2 ; 1
 ; 1
 .
 , 4 7
 4
 4 , (410) / (odd data, even data)
 (420) . 5 (420) , 1 (411) 2 (411) 2
 (416) . 1 (411) (430) , , 1 ~ 512
 1 (412) , 1 ~ 512
 1 (413) , 513 ~ 1024 2 (415) 2 (4
 14) 513 ~ 1024 (416) 1 (411) . 2
 1 (411) (410) / (READ/WRITE) 1
 1 (412,413) 2
 (414, 415) . 1 (411) , 2
 (416) , 2 (416)
 (410) 1 (411) 6 2 (SSC2:6
 e) (falling edge) 2 (414,415)
 (513, 514) (6f,6g) (D6 ~ D10) . (4
 10) 1 (411) 6 1 (SSC1:6b) (fall
 ing edge) 1 (412,413) (1:6c,2:6d)
 (SSC1:6b) 2 (D1 ~ D5) . , 2 가 1
 (412,413) 2 (SSC2:6e) 1/2 1
 2 (SSC1:6b,SSC2:6e) (414,415) . 1,
 (DCLK:6a) 2 가 .
 , 6 , (410) 1/2 가
 , 1,2 (SSC1,SSC2) , 1,2 (SSC1:6b,
 SSC2:6e) 4 2 1/2 가 ,
 , . (410) 2 1/2
 , .

4 , 96 48

4 , 1 (SSC1) 2 (SSC2) 1/2 가 , 1/
 , 3/4 가 . 4 ~ 6 1/2 4Port , 1/
 1/2 4 , 1/4 2 4 8
 4 ~ 6 ,
 (D1 ~ D9, D2 ~ D10)

7

7 (SSC2:7f) 가 (DCLK:7a) 1 (SSC1:7d) 2

7 (410) (DCLK:7a) 가
 , 1 (SSC1:7d) 2 (SSC2:7f)
 (410) 2 (d2n - 1:7b, D2n:7c) (410)
 1 (SSC1:7d) (rising edge) (D2n - 1')(7e)
 (410) 2 (SSC2:7f) (rising edge)
 (D2n - 1':7e) (DCLK:7a) 1/2 (D2n':7g)
 2 (420)가

2

24

가

가

1.

,
 1 ;
 ,
 $n(n)$;
 ,

2.

1 ,
 $1 \sim n/2$, $(n+1)/2 \sim n$
 1 2 .

3.

2 ,
 1 , 1 2 2 가
 .

4.

1 ,
 1 2 .

5.

4 ,
 1 , 1 2 2 가
 .

6.

1 ,

, 1 2 .

7.

6 ,

1 , 1 2 가

8.

, 1 ; ,

(n) ; n

1 , 1 .

9.

8 ,

1 ~ n/2 1 2 , (n+1)/2 ~ n .

10.

9 ,

1 , 1 2

2
가

11.

8 ,

1 2 .

12.

11 ,

1 , 1 2 가

13.

2 , 1 ;

(n)

1 , 1 2

14.

13 ,

2 , 2 1

15.

14 ,

2 2 1 1 2 2 1 2 1 2


16.

13 ,

1 2

17.

16 ,







1





2

2


2




3




4



5




6



7

(a) 데이터 클럭




(b) 입력기수데이터



(c) 입력우수데이터




(d) 소스샘플링클럭1



(e) 출력기수데이터



(f) 소스샘플링클럭2



(g) 출력우수데이터



专利名称(译)	液晶显示器及其驱动方法		
公开(公告)号	KR1020020002163A	公开(公告)日	2002-01-09
申请号	KR1020000036648	申请日	2000-06-29
[标]申请(专利权)人(译)	乐金显示有限公司		
申请(专利权)人(译)	LG显示器有限公司		
当前申请(专利权)人(译)	LG显示器有限公司		
[标]发明人	BAEK JONGSANG 백종상 KIM CHANGGONE 김창곤		
发明人	백종상 김창곤		
IPC分类号	G09G3/36 G09G3/20 G02F1/133		
CPC分类号	G09G2330/025 G09G3/3611 G09G2310/0297		
代理人(译)	KIM , YOUNG HO		
其他公开文献	KR100330036B1		
外部链接	Espacenet		

摘要(译)

目的：提供一种LCD及其驱动方法，以通过不同地设置LCD的多个图像数据的每个输出定时来防止由于多个图像数据的输出而引起的过电流。
 组成：行存储器用于将从外部接收的一条或多条线路的数据划分为多个组，存储划分的数据，并输出划分后的组的划分数据。驱动电路与线存储器 and 液晶面板连接。驱动电路具有n个驱动IC，用于驱动与从行存储器输出的数据相对应的液晶面板。定时控制器与线存储器和驱动电路连接。时序控制器从外部接收数据，并根据数据的每个周期将多组线存储器的数据输出到驱动电路。

