

(19)
(12)

(KR)
(A)

(51) 。 Int. Cl.⁷
G09G 3/36

(11)
(43)

10-2004-0003287
2004 01 13

(21) 10-2002-0037946
(22) 2002 07 02

(71) 416

(72) I-PARK6 205-1504

(74)

•

•

(54)

Figure 1. Schematic diagram of the structure of the a-Si TFT LCD. The structure consists of a substrate, a gate insulating layer, a gate electrode, a semiconductor layer, a drain electrode, and a source electrode. The gate electrode is connected to a gate voltage source (V_g). The drain electrode is connected to a drain voltage source (V_d). The source electrode is connected to a source voltage source (V_s). The semiconductor layer is divided into two regions: a channel region and a source/drain region. The channel region is located between the gate electrode and the drain electrode. The source/drain region is located between the gate electrode and the source electrode. The channel region is formed by the overlap of the gate electrode and the semiconductor layer. The source/drain region is formed by the overlap of the source/drain electrode and the semiconductor layer. The gate insulating layer is located on top of the gate electrode. The substrate is located at the bottom of the structure.

12

, , , ,

1 poly-TFT LCD TFT .

2 a-Si LCD TFT .

3 a-Si TFT .

4 a-Si TFT LCD TFT

5 4

6	4	.
7	6	.
8	7	.
9	6	.
10a	10c	7 a-Si TFT
11	4	.
12	1	.
13	2	.
14a	14c	13
15	3	.
16	4	.
17	16	.

< >

110 : 120:

130 : 140 :

150 : 160 :

162, 163, 169 : 170 :

171 : 172 :

173 : 174 :

175, 176, 275, 276, 375, 376, 475, 476 :

T LCD 가 , , a-Si TF

가

가 CRT
가 가

가 , 2

TN(Twisted Nematic) STN(Super - Twisted Nematic)
TN (Active matrix) STN
(passive matrix)

TFT-LCD , TFT L

CD

TFT-LCD a-Si TFT LCD , poly-Si TFT LCD , 가
a-Si TFT TFT , poly-Si TFT LCD IMT-2000

a-Si TFT LCD PC, LCD , HDTV

1 poly-TFT LCD TFT , 2 a-Si LCD TFT

1 , poly-Si TFT LCD 가 (10) (12)
(14) , (16) (20) (18)

가

2 , a-Si TFT LCD (32) COF(Chip On Film)
(34) (32) (36)
(40) (38) COF (40)

(42)

, a-Si TFT LCD a-Si , poly Si-TFT LCD

a-Si TFT LCD

가

가 ,

1 가 1 1 1
2 가 , 2 2

1 2 ; 1 ; 1
2 ; -

가

a-Si TFT LCD

a-Si TFT

(100), (110), (112), (116), (118) TFT a-Si TFT (112a), (112b), (112a), (112b)

(116) TFT (112a) (116) TFT (112a)

(120), (122), (124), (126), (128), (129)

a-Si TFT LCD TFT

TFT (112a) (150), (160), (162, 163), (169)가 TFT

(150) m (DL1~DLm) n

2 525(, 176×3)×192 가

(ST)가 (STi)
 (DLi) (PE) (GLi) (STi)
 (112b) (CE)
 (LC)
 (PE) (CE) 가
 (160) (164) 528 (SWT) 528
 (SWT) 66 8 (BL1~BL8)
 (BLi) 66 (163) 66
 66 66 (164) 8
 가
 528 (SWT) 가 , 66
 a-Si TFT MOS
 , 528 66 8 (164) 8
 (164) 3 (162) 1 (CKH), 2 (CKHB),
 (STH) (164)
 5 4
 5 (164) 9 (SRH1~SRH9)
 (OUT)가 (IN)
 8 (SRH1~SRH8) (SRH9) (IN),
 (OUT), (CT), (CK), 1 (VSS), 2 (VDD) 가 8
 (SRH1~SRH8) (BL1~BL8) (DE1~DE8)
 (SRH1, SRH3, SRH5, SRH7, SRH9) 1 (CKH) (SR
 C2, SRC4, SRH6, SRH8) 2 (CKHB) 1 (CKH) 2 (CKHB)
 가 CKH, CKHB 1/66ms
 (CT) 가 (CT)
 (CT) 가
 (,) 가
 (SRH9) (SRH8) (CT)
 6 4
 6 4 (170)
 (SRC1~SRC193) (OUT)가
 (IN) 192 (SRC1~SRC192)
 (SRC193) (IN), (OUT), (CT), (CK), 1
 (VSS), 2 (VDD) 가

(SRC1) (IN) (STV)가 (STV)

(Vsync)

(GOUT1~GOUT192)

(SRC3, ...) 1 (CKV) (SRC2, SRC4, ...) 2 (CKVB) (SRC1, CKVB) 1 (CKV) 2 (CKVB) 가 1 (CKV) 2 (C

16.6/192ms

(170) 8 (164)

(SRC1, SRC2, SRC3, ...) (CT) (SRC2, SRC3, SRC4, ...) (G

OUT2, GOUT3, GOUT4)가 (CT) (CT)

가

() 가

7 6 , 8

7

7 (170) (171), (172), (173)

(174)

(171) (CKV) , 3 (N3) 가 , (GOU

T[N]) 가 1 NMOS (M1)

(172) (GOUT[N]) , 4 (N4) 가 , 가 1

(VSS) 2 NMOS (M2)

(173) (C), 3 5 NMOS (M3~M5) (C) 3 (N

3) (GOUT[N]) 3 (M3) 2 (VON) ,

가 (IN), (GOUT[N-1]) , 가 3 (N3)

4 (M4) 3 (N3) , 가 4 (N4) , 가 1

(VOFF) , 5 (NT5) 3 (N3) , 가 4 (N4)

가 1 (VOFF) , 3 (M3) 5 (M5)

2

(174) 6 7 NMOS (M6, M7) 6 (M6)

가 2 (VON) , 가 4 (N4) 7 (M7)

4 (N4) , 가 3 (N3) , 가 1 (VOFF)

6 (M6) 7 (M7) 16

8 , 1 2 (CKV, CKVB) (ST)가 ,

(SRC1) (OUT) (ST) (GOUT1) 1 (CKV)

(Tdr1)

(STV)

1 2 (CKV, CKVB)

9 6

9 , 2H 1 1 (CKV) 1

(CKV) 2 (CKVB) 가 (GOUT1, GOUT

2, GOUT3, ...) TFT-LCD () 0 3V , 2 (CKV, CKVB)

a-TFT , -8 24V

525(176 × 3) × 192

가 (M1/M2)

TFT (Vth) 가 (POLY-Si) (M1/M2)

10a 10c 7 a-Si TFT

10a (GOUT1, GOUT2, GOUT3, ...) a-Si TFT 25

10b 가 가 a-Si TFT
(GOUT1', GOUT2', GOUT3', ...) (GOUT2')

(GOUT1')가 20

가 가 (Override)가 가

10c 가 a-Si TFT
(GOUT1', GOUT2', GOUT3', ...) (GOUT2') (G

OUT1')가 22

(Vth) 가

가 가 (Vth)

6 가 가 (Vth)

가 (142) (144)

(Vth) a-Si TFT

11 4

11 4 (170)

(CB1, CB2, ..., CBg)가 (SRC1, SRC2, SRC3, ..., SRCg, SRC(g+1)) (GOUT) (CT)

g+1)) (SRC1~SRCg) (SRC(

(VSS), 2 (VDD) (IN), g (OUT), (CT), (CK), 1

(CRR)

(SRC1) (IN) (STV)가 (STV)
(Vsync)

(SRC2, SRC3, SRC4, ...) (IN) (CRR)

(GOUT1~GOUTg)
C3, ...) 1 (CKV) (SRC2, SRC4, ...) 2 (CKVB) (SRC1, SR
) 1 (CKV) 2 (CKVB) 가 1 (CKV) 2 (CKVB)
16.6/g[ms]

(SRC1, SRC2, SRC3, ...) (CT) (SRC2, SRC3, SRC4, ...) (G
OUT2, GOUT3, GOUT4)가 (CT) (CT)

가

() 가

(CB1, CB2, ..., CBg) 가
(Carry) (CB1, CB2, ..., CBg)

12 1 11

2

12 1 (173), (174), 1 (175) 2 (176) (171), (172),
(171), (172), (173) (174) 7

1 (175) 1 (TR1) 1 2 (CKV/CKVB)

1 (TR1) 2 (174) (176)

2 (176) 가 1 (174) 2 (TR2) (171) 가 1 2
(M3)가 (175) (174)가 -

2 (TR2) 1 (TR1) (173) (172), (M2)

1 (VOFF) 1

2 (176) 1H (174) - (VOFF) 5
(M3) 1 (VSS)

가

12

1

(M1) 1 (TR1) (GOUT[N]) , . ,
 (CKV) ,

2 (TR2) (173) 가 (, -
) 가 , 가 (M3) 2 (TR2) (VOFF)
 (M3) 가

1 (TR1) (173) (M3) - 가 (M3)
 1 가 (TR1) 2 (TR2) -
 2 (TR2)

2 가 (TR2)가 - (M3)
 가 가 (VON)

(M3) , VOFF
 가 -

13 2 , , 11
 2 .

13 , 2 (171), (172),
 (173), (174), 1 (275) 2 (276) 7
 (171), (172), (173) (174)

1 (275) 1 (TR1) , 1 2 (CKV/CKVB)
 .

1 (CKV (TR1) (174) 2 (176) .
 CKVB)

2 (276) 2 3 (TR2, TR3) , - 가
 1 (175) (171) 가 1 2
 (M3)가 (174)가 - (174) -
 , 1H
 (M3) - 가 .

2 (TR2) 1 (TR1)
 (173) (172), (M2)
 3 (TR3) , 1 (VOFF) 5 1 , (VSS)
 .

1 3 (TR3) 2 (TR2) ,
 (VOFF) 1 .

13 , 2
 ,

(M1) 1 (TR1) (GOUT[N]) , . ,
 (CKV) ,

2) (TR2) (173) 가 (, -) 가 (M3) 가 (M3) 3 (TR3) (VOFF+Vth) , 1 (TR1) (173) (M3) - 가 (M3) 3 가 (TR3) 1 - 2 (TR2) , 2 가 (TR2)가 가 - (VON) , (M3)) 가 (M3) VOFF (M3) 가 가 - , (173) (M3) 가 가 - / (M3) , 가 가 - , 가 가 - 가 , 2 (TR2)가 - 가 , (Vth) 10b (Override) , 가 (TR2, TR3) 2 , 1 (M3) 가 2 3 가 (TR3) , (M3)가 3 14a 14c 13 14a , a-Si TFT (GOUTn1, GOUTn2, GOUTn3, ...) , 25 10a 14a (GOUTn1, GOUTn2, GOUTn3, ...) , 14b , 가 가 a-Si TFT (GOUTn1', GOUTn2', GOUTn3', ...) , 25 (Override)가 , 10b , 14c , 가 a-Si TFT (GOUTn1', GOUTn2', GOUTn3', ...) , 25 10c 가 , a-Si TFT (Vth) , a-Si TFT 가 a -Si TFT (TR1, TR2, TR3) 2 , 1 2 (CKV 1 CKVB 3)

a-Si TFT (Vth)
TFT LCD (Vth)

) a-Si TFT

15 3 11 2

15 3 (173), (174), 1 (375) 2 (376) (171), (172), 7, 14 15
(171), (172), (173) (174)

, 1 (375) 12 13 1 (175, 275)

2 (376) 2 (TR2) 4 (TR4) 가 1 2
가 1 (375) (171) 가 1 (174)가
(M3)가 , 1H
(M3) 가

, 2 (TR2) 1 (TR1) 가 (173)
, 가 1 (VOFF) 1 (VOFF) , 1 (VOFF)
5 1

, 4 (TR4) 2 (TR2) 가 2
, 가 1 (VOFF) 1

, 15 , 3

(M1) 1 (TR1) (GOUT[N]) ,
(CKV)

2 (TR2) (173) 가 (, -
) 가 (M3) 가 (M3) 2 (TR2) (VOFF)

, 1 (TR1) (173) (M3) - 가
1 (TR1) 2 (TR2) , (M3) 2 가 (TR2)

가 2 가 (TR2)가 - (M3)
(VON)

가 (M3) , VOFF

4 (TR4) 가 2 가 (TR2)가 - - 2
(TR2) 가 가 가

16 4 , 11 2

16 , 4 (173), (171), (174), (172), 1 (375) 2 (376) (171), (172), 7 ,

1 (375) 1 (TR1) , 1 2 (CKV/CKVB) (174) 2 (

476) . (CKV CKVB) ,

2 (476) 2 4 (TR2, TR3, TR4) , - 가

1 (475) (M3)가 (171) 가 1 2 (174)가 -

(M3) - 1H (174) -

가 .

2 (TR2) 1 (TR1) , 가 (173)

가 3 (TR3) .

3 (TR3) 2 (TR2) , 5

1 (VOFF) (VSS) 1 . , 1 (VOFF)

1

4 (TR4) 가 1 2 (TR2) , 가 2 (TR2)

(TR4) , (VOFF) 1 가 4 (TR2)

가 2 (TR2)가 - - 가

가 .

4 2 (TR2) - / 가 4 가

(TR4) 가 .

17 가 16 4 (TR4)가 , B , A 1 2 4

(TR4) 가 .

17 (M3) , 4 (TR4) 가 2 (TR2) -

(M3)

a-Si TFT , a-Si TFT

(Vth) , a-Si TFT

(Vth) a-Si TFT

Figure 1. Schematic diagram of the structure of the TFT-LCD.

(V_{th}) a-Si TFT

(57)

1.

가

가 $\frac{1}{2}$, 가 $\frac{1}{2}$, $\frac{1}{2}$

$$1 \quad 2 \quad \quad \quad 1 \quad ;$$

1 2 ;

1 ;

$$\begin{matrix} 1 \\ 1 & 2 \end{matrix}$$

•
,

1

$$- \quad , \quad 1 \quad 2 \quad -$$
$$\frac{1}{2} \quad \text{가} \quad \frac{1}{2}$$

2.

1, 1가 1 2가
1, .

3.

1, 2, 1, 가
1, 가 1 2
.

4.

1, 2, 1, 가 2 ;

가 2, 가 13.

5.



1 , 2 ,
 1 , 가 2
 ;
 2 , 가 2 , 가
 1 3 .


6.


1 , 2 ,
 1 , 가 2
 ;
 가 2 , 가 1
 3 ;
 2 , 가 2 , 가
 1 4 .

7.


, , ,
 , ,
 ,
 , 가 , ,
 1 1 가 2 , 가 1 1 , ,
 1 2 , 2 1 2 가 2 ,
 ,
 1 2 1 ;
 1 2 ;
 1 ;
 , 1 2
 - , 1 2
 - ;
 , 1 , 2 1
 - , 1 2 -
 ;
 1 가 1 2
 2 .









5




6


170


7







9












11





12




13












15



16



17



专利名称(译)	移位寄存器和具有它的液晶显示器件		
公开(公告)号	KR1020040003287A	公开(公告)日	2004-01-13
申请号	KR1020020037946	申请日	2002-07-02
[标]申请(专利权)人(译)	三星电子株式会社		
申请(专利权)人(译)	三星电子有限公司		
当前申请(专利权)人(译)	三星电子有限公司		
[标]发明人	MOON SEUNGHWAN 문승환		
发明人	문승환		
IPC分类号	G09G3/36		
CPC分类号	B65G47/90 B65G61/00 B65G2201/025		
代理人(译)	PARK , YOUNG WOO		
其他公开文献	KR100863502B1		
外部链接	Espacenet		

摘要(译)

公开了一种适用于具有高分辨率的大尺寸a-Si TFT LCD的移位寄存器和具有该移位寄存器的液晶显示装置。每个级包括上拉部分，上拉驱动部分，下拉部分，下拉驱动部分，以及用于控制第一和第二时钟之间的相应时钟到下行级的传输的控制部分。从前级的第一进位缓冲器提供的1个进位缓冲器和第二进位缓冲器，以减小施加到上拉单元的第一和第二时钟中的相应进位电压。因此，当应用于大规模a-Si TFT LCD时，可以提供对阈值电压不敏感的移位寄存器。 12 指数方面 液晶，移位寄存器，充电，移位寄存器，阈值电压，大屏幕

