

(19)  
(12)

(KR)  
(A)

(51) 。 Int. Cl. <sup>7</sup>  
G02F 1/133

(11)  
(43)

2001 - 0082742  
2001 08 30

(21) 10 - 2001 - 0008026  
(22) 2001 02 17

(30) 2000 - 040992 2000 02 18 (JP)  
2000 - 141263 2000 05 15 (JP)

(71) 가 가  
가  
가 4 6  
가 가  
3681

(72) 가 1336 - 11  
가 가 1657 - 1  
가 460  
3550  
가 297  
4783 - 16  
가  
가 460  
312 - 3  
1389

(74)

:

(54)

(1)

(2)

(EMI)  
가

1

1

1

2 1

3

4

5

6

7

8

9 (a) 9 (b)

2  
, 9 (a)

, 9 (b)

10

3

11 (a) 11 (b)  
, 11 (a)

3  
, 9 (b)

12 4

13 (a) 13 (b) 10  
, 13 (a) , 13 (b)

14 (a) 14 (b) / , 14

(a) , 14 (b)

15 (a) 15 (b) 5  
, 15 (a) , 15 (b)

16 (a) 16 (b) 6  
, 16 (a) , 16 (b)

17a 17b 7 , 17a  
, 17b

18 8

19 11

20 12

21 13

22 14 21 가

23 14

24 15

25 16

26

27

28

29 20

30 FPC

31 21 FPC

32 21 FPC

33 3l 21 FPC  
.  
34 22 .  
35 23 .  
36 24 .  
37 25 .  
38 가 .  
39 .  
40 가 .  
41 .  
42 .  
43a 43b 38 , 43a  
, 43b .  
44a 44b 38 , 44a  
, 44b .  
45 , .  
< >  
SUB 1 :  
SUB 2 :  
TCON :  
CHC :  
DL :  
ST :

IC

가

TFT ( ) 가 , 가 , 가가 .

42 , 43a, 43b,  
44a, 44b 42 (

42 ( , 가 )  
TFT - LCD , 가  
( ) .

TCON , 가 ( ,  
,<sup>2</sup> ) D2 (CL2), 가 ( ,  
DI (CLI), ( , ) 가 ( G)

42 , (가 1024 × 3) × ( 768) ,  
1 , (R), (G), (b) 1 , 38 1  
( , ) .

024 × 768 , 65 MHz 가 . , 1  
TFT - LCD , 가 (TFT  
) , TFT (1 ), TFT

(LSI) , , 1  
18 (R, G, B 6 ) .

CMOS , LVDS , 65 MHz  
, 32.5 MHz

43a, 43b, 44a, 44b , 1 TFT , 1  
( 가 ) , 1  
. 1 . 1

, 가 ,  
, / ,  
, 1 .

FCA , FCA , IC( )  
( ) ( ) , (COG)  
IC( )  
FPC

45 ,  
SUB1 SUB2 PNL HOP ( , )  
FPC2 , HOP PNL  
(fold) .

, CT3 ( PCB , CTR3 ) FPC1 ,  
CON CTR4가 PCB CTR3 FPC2 CT4 T  
(LVDS - R) , LVDS TCON , CT1,  
, ,

, PNL ( SUB2 ) POL1 , 가  
AR가 .

, FGP , FHL IC2 , IC1 .

IPS , 42 , ( ) ,  
TCON , ( ) , FPC2 ( FPC )  
( ) , FPC , FPC  
, 가 .

, FPC , FCA IC , IC , 6 - 13724



가 , 가 .

(1)

가 ,

(2)

가

(3)

가

(4)

(5)

가

(6)

(7)

(8)

(9)

2

(10)

2

2





18) (TFT ) FPC 가  
 FPC

19) 18) FPC 가  
 FPC

20) FPC ( ) FPC 가  
 FPC 가

PC FPC FPC F

1 1 (A) 2  
 1 2 ( ) ( )  
 (B) 1 가 (C) 2  
 (D)

1 1 (E)

(II) (I) 「 「  
 (F)

(G)

(H)

1  
 ) SUB1  
 . ( , IC2 AR가 IC2가 ( )  
 가 )

1  
 TCON , LVDS ( ) TCON TCON

IC2 , IC1가 SUB1 ( IC  
 ) SUB1 IC1 ) IC  
 2 TCON

IC2 , DL , IC2 A  
 R 2 FPC1 ( )

1 , I/F PCB( 45 ) , PCB  
 , FPC1 ( 45 )

2 1 FPC1 1  
 가 가 FPC2 ,  
 ( ) W 가 ,

( ) CHC IC2 가 FPC2 ,  
 가

가  
 ( ) COG ( , FCA :

5 ( 10 ) 64 ( 128 ) .

3  
 IC2  
 (Vref1, Vref2)  
 Vref1 (V0) Vref2(V1)  
 (Vref1, Vref2)가  
 Operational Amplifier) ( : Op  
 4 Vref1, Vref2 IC2  
 BA BA ( )  
 VO) BA Vref2(V1) 3 Vref1 (  
 BA (TFT ) SUB1 Vref Vref가  
 5 5 2 IC2, IC2 SUB1 . GVL ( , TFT 6  
 ) IC2, IC2 IC2, IC2가 GVL . TFT BA가  
 (Vref ) , 5 10  
 6 IC2, . . 가 IC2 6 ,  
 IC2가  
 IC2 , DATA0, DATA1, CLI, CL2,  
 M, V0, V1 ,  
 IC2  
 , 18 DATA0, DATA1 2  
 가 , 10 2  
 IC2 , FF1a, FF1b, GVL, CC, (1) LT1,  
 (2) LT2, LS, DEC, BA

DATA0, DATA1 (2) LT2, FF1a, FF1b LS DEC DEC (1) LT1 , GVL BA

DL 가 .

7 CL2 2 CL2 - A, CL2 - B , 6 가 .

8 CL2 2 2 , 7 ,

가 . ( , ) , (EMI) , IC1 EMI

9 (a) 9 (b) 2 9 (a) , 9 (b)

CL2

t cycle , 가 , 가,  
 = "(t" cycle - t setup - t hold) / 2 가 , 「  
 가 , 」

, t setup t hold , 가

가 , 가 , , EMI

가 . 가 , , 가 , ,

가 가 , , 가 , ,

가 , 가 IC( , , 가 )

6 8 가 , FF1a, FF1b ,

10 3 6 8 , , ( , ) ( FF1a, F

Flb , ( ) , IC2 , FF2a, FF2b .

(FF1a, FF1b, FF2a, FF2b) XGA 20 + ( CL1 ) ,

FF1a, FF1b CL2 (1) LT1  
 FF2a FF2b CL2

D  
 FF2a, FF2b ( )

가 가 ,

1 가 , 가 , EMI( )  
 가 EMI

11 (a) 11 (b) 3  
 , 6 , 11 (a)  
 11 (b) ( ) , 11 (b)  
 11 (a) 11 (b) , VIH, VIL, t setup, t hold  
 EMI 9 (a) 9 (b) 가 .

가 , 10  
 FF2a, FF2b 가 , 10  
 ( ) .

12 , 4 ( ) dL ,

13 (a) 13 (b) 10  
 ( 13 (b)) ( 13 (a)) . 13 (a) 13 (b)  
 , t setup / t hold .

14 (a) 14 (b) ( 14 (b) )  
 dL ( 14 (b) ) .  
 t setup / t hold ,

IC t setup t hold ,

0 ( , ) ( , ) 13 (a)  
 가가 . , ,  
 0 .  
 , ( , ) 0 t setup / t hold ,

15 (a) 15 (b) 5  
 . 15 (a) , TCON 90 2 A, B , 15 (b)  
 , 14 (a) , A A  
 B B 가 / 1 .

16 (a) 16 (b) 6  
 . 16 (a) 16 (b) , 2 . 15 (b)  
 2 A , 15 (a) B 15 (a) B A

B , 15 (b) C가 , B  
 , 15 (a) D , A  
 가 . 2 , , (GND)가 , EMI

17a 17b 7 , 17a  
 , 17b

ATa, GATb, GATc , 17a , IC2 G  
 GATa, GATb, GATc , IC2가  
 (1) LT1가 가 ,

17b , IC2 DD1 DD5 . . .  
 17a GATa, GATb, GATc GAT1 GAT5가 .  
 T1 TCON , DD1 DD2 , DD1 G  
 , DD2 , D



, TCON  
 , EMI 가 .  
 18 TCON 10 PNL , TFT SUB1 ,  
 TCON , ,가 ( )가  
 , TCON PNL SUB1  
 , IC2 TCON IC1 가  
 , TCON 가  
 EMI , 가  
 , 11 , TCON LVDS TCON . LVDS TCON  
 , TCON 가 . LVDS TCON  
 , TCON , LVDS TCON  
 , 가 , 가 가 .  
 12 , 6 8 , V0, V1  
 BA ,  
 가 , 가 가 FPC  
 , 가 ( , R-DAC , C-DAC 가 ),  
 , 가 ,  
 , 10 20 , 1  
 , 가 , 가

19 IC2 13 가 ( ) IC2 ,  
가 IC , ACF( ) ,  
20 ( ) SUB1 14 AR IC2가  
20 PNL SUB1 DL IC2 IC2A ( IC )  
SUB1 ( ) ST 가 , ST  
PNL , TFT , ( ) S  
T SUB1 ( ) ST  
DL , SUB1 가 가 ( ) ST  
, FCA , TCP 20 ( ) ST  
SUB1 , 가 ,  
가가 ( ) ST 가 , 가 ,  
21 ( ) SUB1 15 AR IC2가  
21 SUB1 IC2 (GND)  
SUB1 IC2 IC2 d , (GND)  
SUB1 FPC , (GND) , W ( )  
FPC 가 ) 가 가 SUB1  
FPC , (GND) ,

FPC2 , ( ) , ,  
 , FPC2 , SUB1 ,  
 가 .  
 22 16 21 가  
 RJ , PRJ FPC , CHC IC2 P  
 , , 가  
 23 17 , SUB2  
 ( : CF ) ,  
 , 21 22 FPC2 SUB1 SUB1 (d )  
 가 , SUB1 가 가  
 , TFT SUB1  
 , TFT 27 DL SUB1  
 TFT d SUB1 FPC  
 , 23 , FPC ,  
 24 18 , ,  
 B1 , , IC2 , , SU  
 , 가 , 가 ,  
 25 19 , , IC2 ,  
 IC2 , IC2 ,  
 , IC2  
 , ( ) ( FPC2 )가  
 FPC2 AR , IC2 SUB  
 1 , FPC2 가  
 26 27 , 26  
 , 27



D , DM1, DM2, DM3 가 , DBP VCC, GND, VLC

VCC, GND, VLCD 2

BP AR 2

26 27

DL CTL DL ST

BP , 2 2

ICIA2 ICIA1

30 C2 ( ) , ACF FPC2 , 30 FPC2 FPC2 가 가

31 21 ( 22 PRJ ) TH IC2 FPC2

CHC ( 2, 22 ). TH TH

32 FPC2 FPC2 TH 31



35 , 34 23 FPC2 I/F/FPC  
IC1  
FPC2 (短冊狀)  
PWL - D 2 PWL - D  
I/F/FPC PWL - D  
D가 35 SUB1  
DDL, GDL PWL -  
G 22 ( ) 35 ( B) PAD - B  
FPC2 PWL - D  
PWL - DD I/F/FPC GDL PWL - G , 35  
DDL, ( A) PAD - A 34 22  
가  
FPC2 , 가 22  
가  
36 , 35 24 I/F/FPC IC  
1 23  
, 36 35 PWL - D I/F/FPC  
C IC1 PWL - DD I/F/FP  
L - DD , DDL, , GDL, PW  
PWL - G I/F/FPC C PAD - C(  
) )  
, 23 가 , I/F/FPC  
PCB , TCON ,  
가  
37 , 36 25 FPC2 ( )  
24 CT5  
, 24 I/F/FPC ,  
SUB1 , PAD - D I/F/FPC

37 , FPC2 CT5  
 23 , FPC2 d SUB1  
 , PCB , FPC2 SUB1  
 , CT5  
 , 23 가 FPC2  
 , 가 .  
 38 가 (TFT - LCD)  
 (102)가 (103)가 , (104), (101)  
 (101) (102)  
 (104)  
 TFT 2 GL  
 DL, GL . GTM (G - 1, G0, G1, G2, . . . Gend, Gen  
 d+ 1), DiR, DiG, DiB, . . . Di+1 R, Di+1 G, Di+1 B, . . . , Cadd  
 39 ( ( , 18 , 65 MHz)  
 PC ) ( LVDS : LVDS ) LVDS - T ( LVDS)  
 ( , TFT ) ( LVDS : LVDS ) LV  
 DS - R  
 LVDS LVDS - R , (18 , 65 MHz)  
 TCON , 가  
 , LVDS LVDS - T  
 , LVDS LVDS - R , 가  
 , 가 EM  
 , I가 .

40

가

가  
가

CPU가

FPC2,  
LPC

LVDS  
IV

PNL,

PCB,

FPC1,

IV

PNL

40, 41

가

가

가

( )

( TFT  
, FPC )

가가

가

가

가

가

(57)

1.

가

가

,

가 ,

,

.

2.

1 ,

,

가

,

,

,

.

3.

1 2 ,

.

4.

1 2 ,

,

5.

1 2 ,

,

,

,

6.

5 ,

,

7.

5 ,

,

8.

7 ,

9.

5 ,

10.

5 ,

11.

5 ,

2

12.

5 ,

,

2

2

13.

5 ,

14.

13 ,

15.

14 ,

가 ,

16.

14 15 ,

가

17.

가

가

18.

,

가

,

가

,

,

,

,

,

,

,

,

,

,

.

19.

,

가

,

가

,

,

,

,

,

,

,

,

20.

가

가

21.

1

2

가

1

1

2

1  
가

2

1

1

가

22.

21 ,

,

,

.

23.

21 ,

,

.

24.


21 ,

,


.

1


### 게이트 전극의 전원선 및 신호선




2



3





4





5

## TFT 기판상의 배선










(정극 5개선 그림과  
부극 5개선으로  
총 10개의 선)

(정극 64 레벨 그림과  
부극 64 레벨로 총 128 레벨)


(r:드라이버간을 접속하는  
TFT 기판상의 배선 저항)

(선들을 2군으로 분할하는데,  
한군의 9개 선은 DATA0으로 표시하고,  
다른 군의 9개의 라인은 DATA1로 표시)


9




10



11




12



13


(a)

화소 클럭



(b)


데이터



14


(a)

화소 클럭





(b)

데이터




15







17a




17b



18




19




전단, 다음단의 드라이버의  
사이에서 신호의 수신이나  
제공을 하는 단자 범프


20




21




22



23




24



25

클러, 데이터 및 계조 배선


AR




IC2


전원용의 압착 영역

SUB1







28




29






30





31























40








43a

[타이밍 컨버터, 입력]

수평 방향의 타이밍  
(신호의 타임 차트)

클럭




수평 동기화 신호




표시 타이밍 신호



화소 데이터



[타이밍 컨버터; 출력]



43b

게이트신외  
스위칭 타이밍

유효 부분

타이밍을 드레인신에  
출력하기 위한 타이밍

44a


[타이밍 컨버터, 입력]

수직 방향의 타이밍  
(신호의 타임 차트)

수직 동기화 신호




수평 동기화 신호



표시 타이밍 신호




[타이밍 컨버터; 출력]




44b


프레임 개시  
지시 신호



클럭 G



제1의 선을  
동작시키는  
위한 기간



专利名称(译)	液晶显示器		
公开(公告)号	<a href="#">KR1020010082742A</a>	公开(公告)日	2001-08-30
申请号	KR1020010008026	申请日	2001-02-17
[标]申请(专利权)人(译)	日立HITACHI SEISAKUSHODBA 日立器件工程株式会社		
申请(专利权)人(译)	株式会社日立制作所 地伤装置工程可否让这个夏		
当前申请(专利权)人(译)	株式会社日立制作所 地伤装置工程可否让这个夏		
[标]发明人	IMAJYO YOSHIHIRO 이마조요시히로 IZAWA TETSURO 이자와데쯔로 OOGIICHI KIMITOSHI 오오기이찌기미또시 OOKAWARA HIROSHI 오오까와라히로시 UEDA SHIRO 우에다시로 ISHIGE NOBUYUKI 이시게노부유키 KAWAMURA TETSUYA 가와무라데쯔야 ISHINO HISASHI 이시노히사시 YUMORI FUMIAKI 유모리후미아끼		
发明人	이마조요시히로 이자와데쯔로 오오기이찌기미또시 오오까와라히로시 우에다시로 이시게노부유키 가와무라데쯔야 이시노히사시 유모리후미아끼		
IPC分类号	G09G3/36 G09G G09G3/20 G02F G02F1/133		
CPC分类号	G02F1/13306 G02F1/13452 H05K1/181 G09G2310/027 G09G3/3688 G09G2300/0408 G09G3/2011 G09G2320/0223 G09G3/3648 H05K1/0216		
代理人(译)	CHANG, SOO KIL		
优先权	2000040992 2000-02-18 JP 2000141263 2000-05-15 JP		
其他公开文献	KR100423693B1		

摘要(译)

分别的开关装置的多个像素和切换多个漏极驱动器和用于该装置的栅极驱动器和用于操作所述像素信号从这些漏极驱动器和在一对基板的夹持液晶层的一侧上具有的开关元件的栅极驱动器，本发明提供一种液晶显示装置，包括：多个漏极驱动器，用于提供显示数据信号；以及时钟信号，用于在多个漏极驱动器中的一对相邻漏极驱动器之间传送时钟信号，（1）显示数据信号的多个漏极驱动器中的至少一个，以及（2）时钟信号和显示数据中的至少一个信号发送到多个漏极驱动器中的至少一个，）与其相邻的多个漏极驱动器中的另一个提供至少一个用于在两个门电路之间切换的门电路。的液晶显示装置，根据本发明，例如，抑制在液晶显示装置的附近，或在所述布线的时钟信号的显示数据信号或失真的其它设备的电磁波的干扰（EMI）。&lt;&lt;&gt; 1 指数方面 液晶显示装置，倒装芯片安装方法，漏极驱动器，栅极驱动器，薄膜晶体管

