

(19) (KR)
(12) (B1)

(51) 。 Int. Cl.⁷
G09G 3/36

(45)
(11)
(24)

2004 06 16
10-0436405
2004 06 07

(21) 10-2002-0031665
(22) 2002 06 05

(65)
(43)

10-2002-0093599
2002 12 16

(30) JP-P-2001-00171888 2001 06 07 (JP)

(73) 가 가 가 4 6

(72) 1 5-1 가 가

1 5-1 가 가

가 1 5-1 가 가

가 1 5-1 가 가

가 가 가 292 가 가

(74)

:

(54) ,

, VcomH
, VcomL , VgoffH VgoffL .

NPN

PNP

Vcom

Vcom

off

off

,가

가

TFT

가

가

1

1

3

(100)

Vreg

Vamp

(1

01)

Vreg

VcomH

VcomH

(102)

VcomH

Vamp

VcomL

VcomL

(103)

Vreg

Vgoff

L

VgoffL

(105)

VgoffL

Vamp

VgoffH

VgoffH

(104)

VcomH

VcomL

VgoffH

VgoffL

(106 109)

M

VcomH

VcomL

Vcom

(110)

M

Vgoff

H

VgoffL

Vgoff

(111)

(100)

(101)

VcomH

(102)

VgoffL

(105)

가

가

가

(101)

Vreg

, VcomL

(103)

VgoffH

(104)

VcomH

Vamp

, Vcom

Vcom

Vgoff

. VcomH

(102)

Vreg

, Vcom

m

VcomH

VcomL

(103)

VcomH

Vamp

Vco

T

VcomH

VcomL

. VcomH

VcomL

(106)

(107)

TF

om

VcomH

VcomL

(110)

, M

가

Vc

offL

(110)

VcomL

. VgoffL

(105)

Vreg

(104)

Vg

Vgoff

Vamp

, 가

Vgoff

. VgoffH

VgoffH

, .

VgoffH

VgoffL

, TFT

Vcom

. VgoffH

VgoffL

(108)

(109)

(108)

(109)

VgoffH

VgoffL

(111)

, M

M

가

Vgoff

(111) V_{goffL}

V_{com} , V_{goff}

V_{com}

(101) $OP1$, $R1a$, $R1b$

(102) $OP2$, $R2a$, $R2b$, V_{comL}

(103) $OP3$, $R3a$, $R3d$, $DDVDH$, $OP6$

(107) $OP2$, $OP6$, $DDVDH$, GND , V_{comL} , GND

VCL , GND , $Vamp$, $DDVDH$, $OP1$, $DDVDH$

(101) $OP1$, $Vreg$, $R1a$, $R1b$

$Vamp$, $R1a$, $R1b$, MOS , V_{comH}

(102) $OP2$, $Vreg$, $R2a$, $R2b$, V_{comH} , V_{comL}

V_{comH} , $Vamp$, V_{comL} , V_{comL} , V_{comL} , V_{comL} , V_{comL} , V_{comL}

(100) V_{comH} , $Vamp$, V_{comL} , V_{comL} , V_{comL} , V_{comL} , V_{comL} , V_{comL}

(103) V_{comH} , $Vamp$, V_{comL} , V_{comL} , V_{comL} , V_{comL} , V_{comL} , V_{comL}

1

$$V_{comL} = A \cdot V_{comH} - B \cdot V_{amp}$$

(106) $A = \{(R3c + R3d) \cdot R3b\} / \{(R3a + R3b) \cdot R3d\}$, $B = R3c / R3d$

$OP6$, V_{comH} , V_{comH} , $Vamp$, V_{comL}

$OP7$, V_{comL} , V_{comH} , $Vamp$, V_{comL}

$R3a = R3c$, $R3b = R3d$

1, 2

2

$$V_{comH} - V_{comL} = (R3a / R3b) \cdot V_{amp}$$

V_{com} , $Vamp$, V_{comL} , V_{comL} , $(R3a / R3b) \cdot V_{amp}$, GND , VCL , V_{com}

$OP3$, $OP7$, $DDVDH$, VCL , V_{com}

3, GND

V_{goff}

(105) $OP4$, $R4a$, $R4b$

(104) $OP5$, $R5a$, $R5d$, V_{goffH} , V_{goffL} , GND

(109) $OP9$, V_{goffH} , V_{goffL} , GND

VGL , V_{goffL} , V_{goffL} , $DDVDH$, V_{goffL} , $R4a$, $R4b$

$Vreg$, $OP4$, V_{goffL} , V_{goffH} , V_{goffH}

(100) V_{goffL} , $Vamp$, V_{goffH} , V_{goffH}

(104) $R4a$, $R1a$, V_{goffL} , $Vamp$, V_{goffH}

3

3

$$V_{goffH} = C \cdot V_{goffL} + D \cdot V_{amp}$$

(108) $C = \{(R5c + R5d) \cdot R5a\} / \{(R5a + R5b) \cdot R5c\}$, $D = R5b / R5c$

$OP8$, V_{goffH} , V_{goffL} , $Vamp$, V_{goffH}

$OP9$, V_{goffL} , V_{goffL} , $Vamp$, V_{goffH}

V_{goffL} , $Vamp$, V_{goffL} , V_{goffL} , $Vamp$

$R5a = R5c$, $R5b = R5d$

3, 4

$$V_{\text{goffH}} - V_{\text{goffL}} = (R_{5b}/R_{5a}) \cdot V_{\text{amp}}$$

a)

(102)

(104)

(105)

$$V_{\text{goffH}} = C \cdot V_{\text{goffL}} + D \cdot V_{\text{comH}}$$

$$\left(\begin{array}{c} C = \frac{(R5c + R5d) \cdot R5a}{(R5a + R5b) \cdot R5c}, D = R5b/R5c \\ V_{goff}, V_{goffL}, V_{comH} \\ R5a = R5c = R5b = R5d \end{array} \right) \quad \begin{array}{c} 5 \\ 6 \end{array}$$

$$V_{\text{goffH}} - V_{\text{goffL}} = V_{\text{comH}}$$

L, VcomL GND, VgoffH Vcom, VcomH Vgoff
 1
 5 1 4
 VgoffH (104) Vamp VcomH MODE
 (101) VcomL (110) (201) (107) VcomL GND
 4) (103) (107) VcomL GND VcomH
 VgoffL Vcom
 Vgoff 2 가 3
 3 2 3 6 8 6
 (100) Vreg VcomL VcomL Va
 (301) VcomL Vamp VcomH VcomH (302)

$$V_{\text{goffH}} - V_{\text{goffL}} = (R_{7b}/R_{7a}) \cdot V_{\text{amp}}$$

Figure 1 is a block diagram of a system 100. The system 100 includes a processor 110, a memory 120, and a storage device 130. The processor 110 is connected to the memory 120 and the storage device 130. The processor 110 includes a CPU 111 and a GPU 112. The memory 120 includes a DRAM 121 and a cache 122. The storage device 130 includes a HDD 131 and a SSD 132. The system 100 also includes a network interface 140 and a user interface 150. The network interface 140 is connected to a network 160. The user interface 150 includes a display 151 and an input device 152. The system 100 is configured to execute a program stored in the memory 120 or the storage device 130. The program includes instructions for controlling the processor 110, the memory 120, the storage device 130, the network interface 140, and the user interface 150. The system 100 is configured to perform various operations based on the instructions of the program. For example, the system 100 can perform data processing, data storage, data retrieval, and data communication. The system 100 can also perform user interface operations, such as displaying data on the display 151 and receiving input from the input device 152. The system 100 is configured to perform these operations in a coordinated manner, allowing for efficient and effective data processing and user interaction.

Figure 1 is a block diagram of a semiconductor device 100. The device 100 includes a first voltage divider circuit 110, a second voltage divider circuit 120, a third voltage divider circuit 130, a fourth voltage divider circuit 140, a fifth voltage divider circuit 150, a sixth voltage divider circuit 160, a seventh voltage divider circuit 170, an eighth voltage divider circuit 180, a ninth voltage divider circuit 190, a tenth voltage divider circuit 200, an eleventh voltage divider circuit 210, a twelfth voltage divider circuit 220, a thirteenth voltage divider circuit 230, a fourteenth voltage divider circuit 240, a fifteenth voltage divider circuit 250, a sixteenth voltage divider circuit 260, a seventeenth voltage divider circuit 270, an eighteenth voltage divider circuit 280, a nineteenth voltage divider circuit 290, a twentieth voltage divider circuit 300, a twenty-first voltage divider circuit 310, a twenty-second voltage divider circuit 320, a twenty-third voltage divider circuit 330, a twenty-fourth voltage divider circuit 340, a twenty-fifth voltage divider circuit 350, a twenty-sixth voltage divider circuit 360, a twenty-seventh voltage divider circuit 370, a twenty-eighth voltage divider circuit 380, a twenty-ninth voltage divider circuit 390, a thirtieth voltage divider circuit 400, a thirty-first voltage divider circuit 410, a thirty-second voltage divider circuit 420, a thirty-third voltage divider circuit 430, a thirty-fourth voltage divider circuit 440, a thirty-fifth voltage divider circuit 450, a thirty-sixth voltage divider circuit 460, a thirty-seventh voltage divider circuit 470, a thirty-eighth voltage divider circuit 480, a thirty-ninth voltage divider circuit 490, a fortieth voltage divider circuit 500, a forty-first voltage divider circuit 510, a forty-second voltage divider circuit 520, a forty-third voltage divider circuit 530, a forty-fourth voltage divider circuit 540, a forty-fifth voltage divider circuit 550, a forty-sixth voltage divider circuit 560, a forty-seventh voltage divider circuit 570, a forty-eighth voltage divider circuit 580, a forty-ninth voltage divider circuit 590, a fiftieth voltage divider circuit 600, a fifty-first voltage divider circuit 610, a fifty-second voltage divider circuit 620, a fifty-third voltage divider circuit 630, a fifty-fourth voltage divider circuit 640, a fifty-fifth voltage divider circuit 650, a fifty-sixth voltage divider circuit 660, a fifty-seventh voltage divider circuit 670, a fifty-eighth voltage divider circuit 680, a fifty-ninth voltage divider circuit 690, a sixtieth voltage divider circuit 700, a sixty-first voltage divider circuit 710, a sixty-second voltage divider circuit 720, a sixty-third voltage divider circuit 730, a sixty-fourth voltage divider circuit 740, a sixty-fifth voltage divider circuit 750, a sixty-sixth voltage divider circuit 760, a sixty-seventh voltage divider circuit 770, a sixty-eighth voltage divider circuit 780, a sixty-ninth voltage divider circuit 790, a seventieth voltage divider circuit 800, a seventy-first voltage divider circuit 810, a seventy-second voltage divider circuit 820, a seventy-third voltage divider circuit 830, a seventy-fourth voltage divider circuit 840, a seventy-fifth voltage divider circuit 850, a seventy-sixth voltage divider circuit 860, a seventy-seventh voltage divider circuit 870, a seventy-eighth voltage divider circuit 880, a seventy-ninth voltage divider circuit 890, an eightieth voltage divider circuit 900, an eighty-first voltage divider circuit 910, an eighty-second voltage divider circuit 920, an eighty-third voltage divider circuit 930, an eighty-fourth voltage divider circuit 940, an eighty-fifth voltage divider circuit 950, an eighty-sixth voltage divider circuit 960, an eighty-seventh voltage divider circuit 970, an eighty-eighth voltage divider circuit 980, an eighty-ninth voltage divider circuit 990, and a ninetieth voltage divider circuit 1000.

(57)

1.

가

가

가

10.

9

가

가

1

가

2

가

1

가

2

11.

10

2

2

12.

9

가

13.

9

가

14.

가

가

가


가

가


15.

14


1




2




3




4




5




6




7




8



9




10




11

액정 구동 회로(30)의
내부 레지스터



12



专利名称(译)	显示装置，显示装置的电源电路和显示装置的集成电路		
公开(公告)号	KR100436405B1	公开(公告)日	2004-06-16
申请号	KR1020020031665	申请日	2002-06-05
[标]申请(专利权)人(译)	日立HITACHI SEISAKUSHODBA		
申请(专利权)人(译)	株式会社日立制作所		
当前申请(专利权)人(译)	株式会社日立制作所		
[标]发明人	KUDOU YASUYUKI 구도우야스유키 AKAI AKIHITO 아까이아끼히토 OOKADO KAZUO 오오까도가즈오 KUROKAWA KAZUNARI 구로까와가즈나리 HIGA ATSUHIRO 히가아쓰히로		
发明人	구도우야스유키 아까이아끼히토 오오까도가즈오 구로까와가즈나리 히가아쓰히로		
IPC分类号	G09G3/20 G02F1/133 G09G3/36		
代理人(译)	CHANG, SOO KIL		
优先权	2001171888 2001-06-07 JP		
其他公开文献	KR1020020093599A		
外部链接	Espacenet		

摘要(译)

本发明产生的振幅的参考电压和公共电极驱动电压和扫描线非扫描期间，对按照配置寄存器以设定的振幅和电压电平，该公共电极与非扫描期间，扫描线的电压的驱动电压的设定电压及振幅参照生成电路，以及振幅的公共电极和从振幅的参考电压所确定的电压电平与设定点和VCOMH基准产生电路和用于AC驱动，用于产生振幅和非扫描期间，扫描线到从振幅基准电压和所述设定点确定的电压电平的电压的VGOFFH VGOFFL产生电路和参考发生电路VCOML生成电路。1 指数方面 像素，显示面板，扫描，幅度，电压电平，公共电极，电源电路

