

(19) (KR)
(12) (A)

(51) 。 Int. Cl. ⁷ G02F 1/133	(11) (43)	10-2004-0055414 2004 06 26
(21)	10-2002-0082080	
(22)	2002 12 21	
(71)	.	20
(72)		111 205
	5 54-35	
(74)		
:		
(54)		

.
i(i) 1 , i+2 2 1 2 , 2 1
i 2 .

2

- 1 .
- 2 1 .
- 3 2 .
- 4 2 .
- 5 2 .

<
>

2,20,30,40,60 : 4,22,32,42,62 :

6,24,34,44,64 : 10,12,50,52 :

14,16,54,56 : 101,130 :

102,132 : 106,134 :

108,136 : 110,138 :

112,148 : 114,116,140,146 :

118,142 : 120,144 :

가 . 가

$$\begin{aligned} &1 \\ &1, \quad (4), \quad (2), \quad (2), \quad (DL1), \quad (DLm) \\ &\quad (GL1), \quad (GLn) \quad (6) \\ & \\ &(2), \quad (GL1), \quad (GLn), \quad (DL1), \quad (DLm) \\ &(TFT), \quad (TFT) \end{aligned}$$

(6)

(4)

(GL1 GLn) 가 1 1 (GL1 GLn) (R,G,B)

(DL1 DLm) .

(TFT) (GL1 GLn) (DL1 DLm) (TFT)

(C1c) 가 (C1c) . ,

(

(DL1 DLm) (GL1 GLn) (DL1 DLm) (m) . ,

m n .

m (DL1 DLm) (DL1 DLm) (DL1 DLm) ,

(2) . , m (DL1 DLm) (DL1 DLm)

(4) (Integrated Circuit : 'IC')가

1 2 , 1 i(i) 1 , i+2
1 , 2 i 2 .
1 i i+2 가
1 .
2 i 가 2
1 2 1 2 - 1 2
, 1 2 2 - 2
1 1 .
2 2 .
1 1 .
2 2 .
1 i 가 i+2 가
1 , 1 가 1 2 가 .

2 가 2 i 3 가 ,
 1 3 , , ,
 P , N
 $i(i)$ 1 , $i+2$ 1 2 , 2 1
 2 가 , 1
 1 1 , 2 2
 1 1 , 2 2
 1 1 , 2 2
 1 1 , 2 2
 1 2 $i(i)$, 2
 2 1 1 ,
 $i+2$ i 1 , i 1
 2 i 1
 1 ; 1 2 ; 1
 1 ; 2 ; 1
 $i(i)$, 1 가 2 1 2 ; 2 ; 1
 3 , 1 가 1 2 가 1 1
 1 i $i+1$ 가
 2 i 가 2
 2 가

$$\begin{array}{ccccccc} 1 & & 2 & & 1 & & - & & 1 \\ , & 1 & & & 2 & & 2 & & - & & 2 \end{array}$$
$$1 \quad 1 \quad , \quad 2 \quad 2$$
$$1 \quad 1 \quad , \quad 2 \quad 2$$
[illegible]
$$1 \quad 1 \quad , \quad 2 \quad 2$$
$$1 \quad 1 \quad , \quad 2 \quad 2$$
$$1 \quad 1 \quad , \quad 2 \quad 2$$

1 1 , 2 2

2 13 .

2 1 .

2 , 1 (20) , (20) (DL1
DLm/2) (22) , (20) (GL1 GLn) (24) .

(20) (GL1 GLn) (DL1 DLm/2) 1 (10)
2 (12) , 1 (10) 1 (14)
2 (12) 2 (12) 2 (16) . 1
(10,12) , 1 (14) 2 (16)

가 (Clc) . , 1 2 (10,12)

(Clc) () .

1 (10) 1 (14) (DL) , 2 (12)

2 (16) (DL) , 1 (10) 2 (10) (1

2) (DL) / . , 1 (DL) 가 .

1 (10) 2 (12) 4 , 4 1

(10) 1 (14) (DL) , 2 (12) 2 (16)

(DL) (12) 2 (16) .

i(i) 1 (10) 1 (14) 1 2

(TFT1,TFT2) . 1 (TFT1) i (GLi) ,

i+2 (GLi+2) 2 (TFT2) 1

(TFT1) , (DL) , 2

(TFT2) 1 (10) 1 (14) i (GLi)

i+2 (GLi+2) 가 1 (10) .

i 2 (12) 2 (16) 3 (TFT3)

3 (DL) (TFT3) (GLi) , (12)

2 (16) i (GLi) 가 2 (12) .

(22) (R,G,B)

(DL1 DLm/2) . , 1 (DL1

DLm/2) 가 (22) IC

(24) 3 (GL

1 GLn) 1 (SP1) 2 (SP2) , 2 (SP2)

1 (SP1) .

(24) i (GLi) 2 (SP2) i+2 (GLi+

2) , 1 (SP1)가 1 (TA) . , 2 (SP2) (SP

1 (SP1) 1 (TA) 2 (TB) 2

2) 1 (SP1)가 .

1 i (GLi) 2 (SP2) i+2 (GLi+2)

(SP1) (SP2) i+2 (GLi+2) , 1 (TA) (GLi) 2

(TA) (SP2) 2 (TB) i (SP1)가 (GLi) . , 1

(GLi) 2 (SP2) (SP1)가 (SP2)

i (10,12) 가 , 1 (TA)

i (GLi) 2 (SP2)가 i+2 (GLi+2) 1 (TFT1)

(SP1)가 . i+2 (GLi) 1 (SP1) 1 (

TFT1)가 - , i (GLi) 2 (SP2) 1 (SP1) 2 (TF

(TFT2) 2 (TFT2) - 2 (TFT2)

T2)가 - (DL) 1 (DA)가 2 (TFT2)

1 (10) .

1 i (GLi) 2 (SP2) 2 (TB) 3 (TFT3

)가 - 3 (TFT3)가 - (DL) 2 (DB)가 3

(TFT3) 2 (12) .

, 1 2 (12) 1 (TA) 2 (SP2) 1 (TA)
 (DA) 2 (12) , 1 (TA) 2 (TB) 2 (DB)
 (DB)가 .

5 2 .

2 2 (10,12) (14,16)

2 1 .

5 DLm/2 , 2 (30) , (30) (DL1
 (34) (32) , (30) (GL1 GLn)

(30) (GL1 GLn) (DL1 DLm/2) 1 ((

10) 2 (12) , 1 (10) 1 (14) , 2 (12) 1 (14)
 2 (16) 1 (10) 1 (14)
 2 (12) 2 (16)가 (DL) .

, 1 (10) 1 (14) 5 , 1 (1

0) 2 (12) 2 (16) , 2 (12) 2 (16)

, 2 6 1 (10) 1 (14)
 , 2 (12) 2 (16) , 2 (12) 2
 (16) 1 (10) 1 (14)

(DL) 1 (10) 2 (12) (

) 1 (DL) (DL) 가 .

i(i) 1 (10) 1 (14) 1 2
 (TFT1,TFT2) . 1 (TFT1) i (GLi) ,
 i+2 (GLi+2) 2 (TFT2) 1
 (TFT1) , (DL) 2 (GLi)
 (TFT2) 1 (10) 1 (14) i (GLi)
 i+2 (GLi+2) 가 1 (10) .

i 2 (12) 2 (16) 3 (TFT3)
 (DL) 3 (TFT3) (GLi) ,
 2 (16) i (GLi) (TFT3) 2 (12) .

(32) (R,G,B) (DL1
 (DL1 DLm/2) , 1 (32) IC (DL1
 DLm/2) 가

(34) 3 (GL
 1 GLn) 1 (SP1) 2 (SP2) , 2 (SP2)
 1 (SP1)

, (34) i (GLi) 2 (SP2) i+2 (GLi+
 2) 1 (SP1) (SP1)가 1 (TA) , 2 (TB) 2 (SP2) (S
 1 (SP1) 1 (TA) 2 (TB)

P2) 1 (SP1)가 .

1, i (GLi) 2 (SP2) i+2 (GLi+2)

1 (SP1) (TA) i (GLi) 2 (SP1)가 (GLi) 2 1

(TA) (SP2) i+2 (TB) i (GLi) 2 (SP2)

i (10,12) 가 , 1 (TA)

i (GLi) 2 (SP2)가 i+2 (GLi+2) 1 (TFT1)

(SP1)가 . i+2 (GLi) 1 (SP1) 1 (TFT1)

TFT1)가 - , i (GLi) 2 (SP2) 1 (SP1) 2 (TF

(TFT2) 1 (TFT1) 2 (TFT2) - 2 (TFT2)

T2)가 - (DL) 1 (DA)가 2 (TFT2)

1 (10) .

가 , i (GLi) 2 (SP2) 2 (TB) 3 (TFT3

)가 - . 3 (TFT3) 가 - (DL) 2 (DB)가

3 (TFT3) 2 (12)

1, 2 (10) 2 (12)

1 (10) 2 (12)

1 (10) 2 (12)

가

7 3 .

7 DLm/2 , 3 (40) , (40) (DL1

(44) . (42) , (40) (GL1 GLn)

) (40) (GL1 GLn) (DL1 DLm/2) 1 (50

2 (52) , 1 (50) 1 (50) 1 (54)

2 (52) 2 (52) 2 (56) . 1

2 (50,52) 가 (Clc) 1 (54) 2 (56) 1 (50,52

) (Clc) () .

1 (50) 1 (54) (DL) , 2 (52)

2 (56) (DL) , 1 (50) 2 (50) (5

2) (DL) / . , 1 (50) 2 (50)

1 (DL) 가 3 .

, 1 (50) 2 (52) 9 , 9 1

(50) 1 (54) (DL) 2 (52) 2 (56)

(DL) 2 (52) 2 (56)

i(i) 1 (50) 1 (54) 1 2

(TFT1,TFT2) . 1 (TFT1) i (GLi) ,

i+1 (GLi+1) 2 (TFT2) 1

(TFT1) , (DL) , 2

(TFT2) 1 (50) 1 (54) i (GLi)

i+1 (GLi+1) 가 1 (50)

i 2 (52) (TFT3) i 2 (56) 3 (TFT3)
 (DL) (56) i 3 (GLi) (TFT3) 가 2 (52) (52)
 (42) (DL1 DLm/2) (R,G,B) 1 (DL1
 DLm/2) 가 (42) IC
 (44) L1 GLn) 1 (SP1) 2 (SP2) 8 (SP2) (G
 1 (SP1)
 1) (44) i (GLi) 2 (SP2) $i+1$ (GLi+
 1) 1 (SP1) (SP1)가 1 (TA) 1 (TA) 2 (TB) 2 (SP2)
 2) 1 (SP1)가 (SP1)가 1 (TA) 2 (TB) 2 (SP2)
 GLi+1) 1 (TA) i (GLi) 2 (SP2) $i+1$ (TB) (
 (GLi) 2 (SP2)
 i (50,52) 가 1 (TA)
 i (GLi) 2 (SP2)가 $i+1$ (GLi+1) 1 (TFT1)
 (SP1)가 $i+1$ (GLi) 1 (SP1) 1 (GLi)
 2 (SP2)가 1 (TFT1) - 2 (TFT2)
 L) 2 (TFT2)가 - 2 (TFT2)가 - (D
 1 (DA)가 2 (TFT2) 1 (50)
)가 i (GLi) 2 (SP2) 2 (TB) 3 (TFT3
 (TFT3) (TFT3)가 - (DL) 2 (DB)가 3
 2 (52) 1 (TA) 2 (SP2) 2 (TB) 1 (TA)
 1 (DA) 2 (52) 1 (TA) 2 (TB) 2 (DB)
 (DB)가
 10 4
 7 4 (50,52) (54,56)
 3
 10 4 (60) (60) (DL
 1 DLm/2) (64) (62) (60) (GL1 GLn)
 (60) (52) (GL1 GLn) (DL1 DLm/2) 1 (
 50) 2 (52) 1 (50) 1 (54) 2 (52) 1 (54)
 2 (56) (56)가 (DL)
 2 (52) 1 (50) 1 (54) 10
 0) 2 (52) 2 (56) 1 (52) 2 (56) 1 (5

(TFT)

12

12 (TFT) (101)
 (106) , (106) (108) (110) ,
 (110) (118) (120) .((110)
 (120) (TFT) .)

(106) (108) (110) (114,116)
 (110) , (114,116) (114) , (114) (108) (114)
 (116) N P (114,11
 6) (106) (108) (110)
 (106) (114,116) (102) , (108) (110)
 (112) .

(TFT) (108) (110) (11
 4,116) , (108) (110) (114,116)

13 (TFT)

13 (TFT) (130)
 (134) , (134) (136) (138) ,
 (138) (142) (144) .((138)
 (144) (TFT) .)

(134) (136) (138) (140,146)
 (138) , (140,146) (140) , (140) (136) (140)
 (146) N P (146) (140)
 6) (134) (136) (138) (140,14
 (134) (140,146) (132) , (136) (138)
 (148) (138) (140,146) (TFT) (136)

/ , 1 2 가

, 1 2

가

(57)

1.

1 ,

2 ,

1 i(i) i+2 1
,
2 i 2
2.
1 ,
1 i 1 i+2 가
3.
1 ,
2 i 가
2
4.
1 ,
1 2 1 2 -
1 1 2 2 -
5.
1 ,
1 1
6.
5 ,
2 2
7.
1 ,
1 1
8.
7 ,
2 2
9.
1 ,
1
i 가 i+2 1
,
1 가 1 2 가
.

10.
9 ,
2
i 가 가 , 가
2 3 .

11.
10 ,
1 3
,
,
,
,
.

12.
11 ,
,
N P
.

13.
11 ,
.

14.
11 ,
.

15.
,
,
1 ,
2 ,
1 i(i) i+2 1
,
2 i 2 ,

1 2 가

16.

15

,

1

1

,

2

2

17.

16

,

1

1

,

2

2

18.

15

,

1

1

,

2

2

19.

18

,

1

1

,

2

2

20.

,

$\frac{1}{2}$ 가 $i+2$

2

1

$i(i)$

21.

20

,

2

1

22.

i

1

i

$i+2$

,

i

1

2

i

23.

;

;

1

;

2

;

1
;

1

1

2

2

2

;

가 1 i(i) , 1 가 i+1
가 1 , 가 1 2 가
;

2

i

가

가

,

가

2

3

.

24.

23

,

1

i

i+1

가

1

.

25.

23

,

2

i

가

2

.

26.

23

,

1

2

1

-

1

,

1

2

2

-

2

.

27.

23

,

1

1

,

2

2

.

28.

23

,

1

1

,

2

2

.

29.

;

;

1

2

;

1

1

1

;

2

2


2

;


1 가 $i(i)$, 1 가 $i+1$ 가
 1 가 1 , 2 가
 2 가 i 2 3 가 .
30.
 29 ,
 1 1 , 2 2
31.
 30 ,
 1 1 , 2 2
32.
 29 ,
 1 1 , 2 2
33.
 32 ,
 1 1 , 2 2
34.
 29 ,
 1 3
 ,
 ,
 ,
 ,
 .
35.
 34 ,
 ,
 N P .

36. 34 ,


37. 34 ,




2





3







5










8









11



12





专利名称(译)	用于驱动液晶显示器的装置和方法		
公开(公告)号	KR1020040055414A	公开(公告)日	2004-06-26
申请号	KR1020020082080	申请日	2002-12-21
[标]申请(专利权)人(译)	乐金显示有限公司		
申请(专利权)人(译)	LG显示器有限公司		
当前申请(专利权)人(译)	LG显示器有限公司		
[标]发明人	KWON KEUKSANG 권극상 PARK KWANGSOON 박광순		
发明人	권극상 박광순		
IPC分类号	G09G3/36 G02F1/133		
CPC分类号	G09G3/3648		
代理人(译)	金勇 年轻的小公园		
其他公开文献	KR100898791B1		
外部链接	Espacenet		

摘要(译)

液晶显示装置技术领域本发明涉及能够减少数据线的数量和与其对应的数据驱动IC的数量的液晶显示装置。 本发明的液晶显示装置包括数据线，在与数据线交叉的方向上形成的栅极线，在相对于数据线的一侧形成的第一液晶单元，第一开关单元，形成用于每个第一液晶单元，并由 i (i 是自然数) 栅极线和第 $(i + 2)$ 栅极线控制;并且第二开关单元由栅极线控制。 2

