



US 20160011467A1

(19) **United States**(12) **Patent Application Publication**
CHOI et al.(10) **Pub. No.: US 2016/0011467 A1**(43) **Pub. Date: Jan. 14, 2016**(54) **ARRAY SUBSTRATE, LIQUID CRYSTAL
DISPLAY PANEL AND DISPLAY DEVICE**(71) Applicant: **BOE TECHNOLOGY GROUP CO.,
LTD.**, Beijing (CN)(72) Inventors: **Hyun Sic CHOI**, Beijing (CN);
Heecheol KIM, Beijing (CN); **Yun Sik
IM**, Beijing (CN)(21) Appl. No.: **14/435,964**(22) PCT Filed: **Jul. 21, 2014**(86) PCT No.: **PCT/CN2014/082571**

§ 371 (c)(1),

(2) Date: **Apr. 15, 2015**(30) **Foreign Application Priority Data**


Jan. 27, 2014 (CN) 201410040298.9

Publication Classification(51) **Int. Cl.****G02F 1/1343** (2006.01)**H01L 29/786** (2006.01)**G02F 1/1362** (2006.01)**H01L 23/528** (2006.01)**G02F 1/1368** (2006.01)**H01L 27/12** (2006.01)**H01L 23/522** (2006.01)(52) **U.S. Cl.**CPC **G02F 1/134309** (2013.01); **H01L 27/124**(2013.01); **H01L 29/786** (2013.01); **H01L****23/5226** (2013.01); **H01L 23/528** (2013.01);**G02F 1/1368** (2013.01); **G02F 1/136227**

(2013.01)

(57) **ABSTRACT**

Embodiments of the present disclosure disclose an array substrate, a liquid crystal display panel and a display device. The array substrate comprises a base substrate and a thin film transistor provided on the base substrate, and the thin film transistor comprises a gate electrode, an active layer, a source electrode and a drain electrode. The array substrate further comprises: a common electrode provided above the thin film transistor, and a first pixel electrode and a second pixel electrode both electrically connected with the drain electrode of the thin film transistor. The first pixel electrode is provided below the common electrode and is insulated from the common electrode, and the second pixel electrode is provided above the common electrode and is insulated from the common electrode.






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

ARRAY SUBSTRATE, LIQUID CRYSTAL DISPLAY PANEL AND DISPLAY DEVICE

TECHNICAL FIELD

[0001] Embodiments of the disclosure relate to an array substrate, a liquid crystal display panel and a display device.

BACKGROUND

[0002] Currently, ADvanced Super Dimension Switch (ADS), briefly referred to as ADS) liquid crystal display technology develops rapidly due to its advantages such as wide viewing angle, high image quality, quick response and the like.

[0003] With increase of resolution and aperture ratio of liquid crystal display panel, a pixel pitch of an ADS-type array substrate becomes smaller and smaller, which leads to a smaller and smaller storage capacitance of the ADS-type array substrate, so that capability of the ADS-type array substrate to drive liquid crystal becomes weak. Meanwhile, the smaller the storage capacitance is, the lower a retention rate of a pixel voltage is, which will further lead to other undesirable defects such as flicker, so that the image quality of the ADS-type array substrate is greatly reduced.

[0004] As shown in FIG. 1, the ADS-type array substrate comprises: a base substrate 1, a thin film transistor 2, and a resin layer 3, a pixel electrode 4, an insulating layer 5 and a common electrode 6 sequentially provided above the thin film transistor 2. The thin film transistor 2 comprises: a gate electrode 21, a gate insulating layer 22, an active layer 23, a source electrode 24 and a drain electrode 25, and the source electrode 24 and the drain electrode 25 are disposed in a same layer. The pixel electrode 4 is electrically connected with the drain electrode 25 through a via hole running through the resin layer 3.

[0005] Currently, a simplest method to increase the storage capacitance of the ADS-type array substrate is to reduce a distance between the pixel electrode and the common electrode. Although this method can increase the storage capacitance of the ADS-type array substrate, yet the reduced distance between the common electrode and the pixel electrode will result in an increased probability of a short circuit between the pixel electrode and the common electrode.

SUMMARY

[0006] Embodiments of the present disclosure provide an array substrate. The array substrate comprises a base substrate and a thin film transistor provided on the base substrate, and the thin film transistor comprises a gate electrode, an active layer, a source electrode and a drain electrode. The array substrate further comprises: a common electrode provided above the thin film transistor, and a first pixel electrode and a second pixel electrode both electrically connected with the drain electrode of the thin film transistor. The first pixel electrode is provided below the common electrode and is insulated from the common electrode, and the second pixel electrode is provided above the common electrode and is insulated from the common electrode.

[0007] For example, the second pixel electrode is electrically connected with the drain electrode through the first pixel electrode.

[0008] For example, the second pixel electrode is electrically connected with the drain electrode directly.

[0009] For example, the array substrate further comprises: a first insulating layer provided between the second pixel

electrode and the common electrode; and a second insulating layer provided between the common electrode and the thin film transistor. The second pixel electrode is electrically connected with the drain electrode through a via hole at least running through the first insulating layer and the second insulating layer.

[0010] For example, the first pixel electrode is partially formed on the drain electrode and directly contacts the drain electrode, so that the first pixel electrode is electrically connected with the drain electrode directly; or the drain electrode is partially formed on the first pixel electrode and directly contacts the first pixel electrode, so that the first pixel electrode is electrically connected with the drain electrode directly.

[0011] For example, the first pixel electrode is electrically connected with the drain electrode through a via hole.

[0012] For example, the thin film transistor is a thin film transistor of bottom gate type or a thin film transistor of top gate type.

[0013] For example, the first pixel electrode is of plate shape, and the second pixel electrode comprises slit electrodes.

[0014] For example, the gate electrode is provided between the base substrate and the active layer, the gate insulating layer is provided between the gate electrode and the active layer, and the source electrode and the drain electrode are both provided on the active layer; and the first pixel electrode is partially formed on the drain electrode and directly contacts the drain electrode so that the first pixel electrode is electrically connected with the drain electrode directly, and the second pixel electrode is electrically connected with the first pixel electrode through the via hole running through the first insulating layer and the second insulating layer.

[0015] For example, the gate electrode is provided between the base substrate and the active layer, the gate insulating layer is provided between the gate electrode and the active layer, and the source electrode and the drain electrode are both provided on the active layer; and the first pixel electrode is provided between the gate insulating layer and the base substrate, the first pixel electrode is electrically connected with the drain electrode through a via hole running through the gate insulating layer, and the second pixel electrode is electrically connected with the drain electrode through the via hole running through the first insulating layer and the second insulating layer.

[0016] For example, the source electrode and the drain electrode are both provided between the base substrate and the active layer, the gate electrode is provided above the active layer, and the gate insulating layer is provided between the gate electrode and the active layer; and the first pixel electrode is partially formed on the drain electrode and directly contacts the drain electrode so that the first pixel electrode is electrically connected with the drain electrode directly, and the second pixel electrode is electrically connected with the first pixel electrode through the via hole running through the first insulating layer, the second insulating layer and the gate insulating layer.

[0017] For example, the source electrode and the drain electrode are both provided between the base substrate and the active layer, the gate electrode is provided above the active layer, and the gate insulating layer is provided between the gate electrode and the active layer; and the first pixel electrode is provided between the gate insulating layer and the second insulating layer, the first pixel electrode is electrically con-

nected with the drain electrode through a via hole running through the gate insulating layer, and the second pixel electrode is electrically connected with the first pixel electrode through the via hole running through the first insulating layer and the second insulating layer.

[0018] Embodiments of the present disclosure provide a liquid crystal display panel, and the liquid crystal display panel comprises the above-described array substrate.

[0019] Embodiments of the present disclosure provide a display device, and the display device comprises the above-described liquid crystal display panel.

BRIEF DESCRIPTION OF THE DRAWINGS

[0020] In order to clearly illustrate the technical solution of the embodiments of the disclosure, the drawings of the embodiments will be briefly described in the following; it is obvious that the described drawings are only related to some embodiments of the disclosure and thus are not limitative of the disclosure.

[0021] FIG. 1 is a structural schematic view illustrating a conventional array substrate;

[0022] FIG. 2 is a structural schematic view illustrating an array substrate provided by Example One of embodiments of the present disclosure;

[0023] FIG. 3 is a structural schematic view illustrating the array substrate provided by Example Two of the embodiments of the present disclosure;

[0024] FIG. 4 is a structural schematic view illustrating the array substrate provided by Example Three of the embodiments of the present disclosure; and

[0025] FIG. 5 is a structural schematic view illustrating the array substrate provided by Example Four of the embodiments of the present disclosure.

DESCRIPTION OF THE EMBODIMENTS

[0026] In order to make objects, technical details and advantages of the embodiments of the disclosure apparent, the technical solutions of the embodiment will be described in a clearly and fully understandable way in connection with the drawings related to the embodiments of the disclosure. It is obvious that the described embodiments are just a part but not all of the embodiments of the disclosure. Based on the described embodiments herein, those skilled in the art can obtain other embodiment(s), without any inventive work, which should be within the scope of the disclosure.

[0027] Sizes and shapes of respective components in the accompanying drawings do not reflect true proportions of the array substrate, but are only intended to exemplarily illustrate the embodiments of the present disclosure.

[0028] Embodiments of the present disclosure provide an array substrate. As shown in FIG. 2 to FIG. 5, the array substrate comprises a base substrate 100, and a thin film transistor 200 provided on the base substrate 100. The thin film transistor 200 comprises a gate electrode 210, an active layer 220, a source electrode 230 and a drain electrode 240. The array substrate further comprises: a common electrode 300 provided above the thin film transistor 200, and a first pixel electrode 410 and a second pixel electrode 420 both electrically connected with the drain electrode 240 of the thin film transistor 200. The first pixel electrode 410 is provided below the common electrode 300 and is insulated from the common electrode 300, and the second pixel electrode 420 is

provided above the common electrode 300 and is insulated from the common electrode 300.

[0029] The above-described array substrate provided by the embodiments of the present disclosure comprises the common electrode provided above the thin film transistor, and the first pixel electrode and the second pixel electrode respectively provided above and below the common electrode and both electrically connected with the drain electrode of the thin film transistor, so storage capacitance is formed simultaneously between the first pixel electrode and the common electrode and between the second pixel electrode and the common electrode. The conventional array substrate only has one pixel electrode and one common electrode, so the storage capacitance is formed only between the one pixel electrode and the one common electrode. Accordingly, as compared with the conventional array substrate, the above-described array substrate provided by the embodiments of the present disclosure increases the storage capacitance of the array substrate, so that a retention rate of a pixel voltage of the array substrate is increased, undesirable defects of a display device (such as flicker) are reduced, and the display quality of the display device is improved.

[0030] For example, in the above-described array substrate provided by the embodiments of the present disclosure, as shown in FIG. 2 and FIG. 3, the thin film transistor is a thin film transistor of bottom gate type; or, as shown in FIG. 4 and FIG. 5, the thin film transistor is a thin film transistor of top gate type, which will not be limited here.

[0031] For example, in the above-described array substrate provided by the embodiments of the present disclosure, the thin film transistor of bottom gate type is shown in FIG. 2 and FIG. 3. The gate electrode 210 is provided on the base substrate 100, a gate insulating layer 250 is disposed on the gate electrode 210, the active layer 220 is provided on the gate insulating layer 250, and the source electrode 230 and the drain electrode 240 are both provided on the active layer 220. Of course, the thin film transistor of bottom gate type may also have the following structures: the gate electrode is provided on the base substrate, the gate insulating layer is disposed on the gate electrode, the source electrode and the drain electrode are both provided on the gate insulating layer, and the active layer is provided on the source electrode and the drain electrode. The specific structure of the thin film transistor of bottom gate type will not be limited here.

[0032] For example, in the above-described array substrate provided by the embodiments of the present disclosure, the thin film transistor of top gate type is shown in FIG. 4 and FIG. 5. The source electrode 230 and the drain electrode 240 are both provided between the active layer 220 and the base substrate 100, the gate electrode 210 is provided above the active layer 220, and the gate insulating layer 250 is provided between the active layer 220 and the gate electrode 210. Of course, the thin film transistor of top gate type may also have the following structures: the active layer is provided on the base substrate, the gate insulating layer is provided on the active layer, the gate electrode is provided on the gate insulating layer, and the source electrode and the drain electrode are both provided above the gate electrode and are both insulated from the gate electrode. The specific structure of the thin film transistor of top gate type will not be limited here.

[0033] For example, in the above-described array substrate provided by the embodiments of the present disclosure, as shown in FIG. 2, FIG. 4 and FIG. 5, the second pixel electrode

420 is electrically connected with the drain electrode **240** through the first pixel electrode **410**.

[0034] For example, in the above-described array substrate provided by the embodiments of the present disclosure, as shown in FIG. 3, the second pixel electrode **420** is electrically connected with the drain electrode **240** directly.

[0035] For example, as shown in FIG. 2 to FIG. 5, the above-described array substrate provided by the embodiments of the present disclosure further comprises: a first insulating layer **500** provided between the second pixel electrode **420** and the common electrode **300**; and a second insulating layer **600** provided between the common electrode **300** and the thin film transistor **200**.

[0036] The second pixel electrode **420** is electrically connected with the drain electrode **240** through a via hole at least running through the first insulating layer **500** and the second insulating layer **600**.

[0037] For example, layers which the via hole electrically connecting the second pixel electrode and the drain electrode needs to run through are determined depending on the layers between the second pixel electrode and the drain electrode. As shown in FIG. 2 and FIG. 3, the first insulating layer **500** and the second insulating layer **600** are disposed between the second pixel electrode **420** and the drain electrode **240**, so the second pixel electrode **420** is electrically connected with the drain electrode **240** through the via hole running through the first insulating layer **500** and the second insulating layer **600**. As shown in FIG. 4, the first insulating layer **500**, the second insulating layer **600** and the gate insulating layer **250** are disposed between the second pixel electrode **420** and the drain electrode **240**, so the second pixel electrode **420** is electrically connected with the drain electrode **240** through the via hole running through the first insulating layer **500**, the second insulating layer **600** and the gate insulating layer **250**. It should be noted that, other layers may be further disposed between the second pixel electrode and the drain electrode according to actual needs, so the second pixel electrode is electrically connected with the drain electrode through the via hole running through the first insulating layer, the second insulating layer and other layers, which will not be limited here.

[0038] For example, in the above-described array substrate provided by the embodiments of the present disclosure, as shown in FIG. 2 and FIG. 4, the first pixel electrode **410** is partially formed on the drain electrode **240** and directly contacts the drain electrode **240**, so that the first pixel electrode **410** is electrically connected with the drain electrode **240** directly. In this case, as compared with a case where the first pixel electrode **410** is electrically connected with the drain electrode **240** through a via hole, a fabrication process of such via hole is omitted so that a fabrication process is simplified and the fabrication cost is reduced.

[0039] For example, in order to simplify the fabrication process and reduce the fabrication cost, in the above-described array substrate provided by the embodiments of the present disclosure, the drain electrode is partially formed on the pixel electrode so that the first pixel electrode is electrically connected with the drain electrode directly.

[0040] For example, in the above-described array substrate provided by the embodiments of the present disclosure, as shown in FIG. 3 and FIG. 5, the first pixel electrode **410** is electrically connected with the drain electrode **240** through the via hole.

[0041] As shown in FIG. 3, the thin film transistor is the thin film transistor of bottom gate type, the first pixel electrode **410** is provided between the base substrate **100** and the gate insulating layer **250**, and the first pixel electrode **410** is electrically connected with the drain electrode **240** through the via hole running through the gate insulating layer **250**. As shown in FIG. 5, the thin film transistor is the thin film transistor of top gate type, the first pixel electrode **410** is provided between the gate insulating layer **250** and the second insulating layer **600**, and the first pixel electrode **410** is electrically connected with the drain electrode **240** through the via hole running through the gate insulating layer **250**. Thus, as compared with a case where the first pixel electrode **410** is electrically connected with the drain electrode **240** directly, there is an additional process for forming the via hole electrically connecting the first pixel electrode and the drain electrode; however, as compared with the prior art, an effect of increasing the storage capacitance is achieved only by adding a process of forming the first pixel electrode and a process of forming the via hole electrically connecting the first pixel electrode and the drain electrode, which do not greatly complicate the fabrication process of the array substrate.

[0042] For example, as shown in FIG. 2 to FIG. 5, in the above-described array substrate provided by the embodiments of the present disclosure, the first pixel electrode **410** is of plate shape in order to facilitate the fabrication process, and the second pixel electrode **420** comprises slit electrodes in order to improve a coordination between the second pixel electrode **420** and the common electrode **300**.

[0043] Hereinafter, the above-described array substrate provided by the embodiments of the present disclosure will be described in detail with four specific examples. In the four examples described below, the array substrate comprises: the base substrate **100**, the thin film transistor **200** provided on the base substrate **100**, the second insulating layer **600** provided on the thin film transistor **200**, the common electrode **300** provided on the second insulating layer **600**, the first insulating layer **500** provided on the common electrode **300**, and the second pixel electrode **420** provided on the first insulating layer **500**.

Example One

[0044] As shown in FIG. 2, the thin film transistor is the thin film transistor of bottom gate type. In the thin film transistor, the gate electrode **210** is provided between the base substrate **100** and the active layer **220**, the gate insulating layer **250** is provided between the gate electrode **210** and the active layer **220**, the source electrode **230** and the drain electrode **240** are both provided on the active layer **220**, the first pixel electrode **410** is partially formed on the drain electrode **240** and directly contacts the drain electrode **240** so that the first pixel electrode **410** is electrically connected with the drain electrode **240** directly, and the second pixel electrode **420** is electrically connected with the first pixel electrode **410** through the via hole running through the first insulating layer **500** and the second insulating layer **600**.

[0045] As compared with the conventional array substrate, the above-described array substrate according to Example One only needs an additional process of forming the first pixel electrode, so as to achieve the effect of increasing the storage capacitance of the array substrate while the aperture ratio of the array substrate is ensured.

Example Two

[0046] As shown in FIG. 3, the thin film transistor is the thin film transistor of bottom gate type. In the thin film transistor, the gate electrode 210 is provided between the base substrate 100 and the active layer 220, the gate insulating layer 250 is provided between the gate electrode 210 and the active layer 220, the source electrode 230 and the drain electrode 240 are both provided on the active layer 220, the first pixel electrode 410 is provided between the gate insulating layer 250 and the base substrate 100 and the first pixel electrode 410 is electrically connected with the drain electrode 240 through the via hole running through the gate insulating layer 250; and the second pixel electrode 420 is electrically connected with the drain electrode 240 through the via hole running through the first insulating layer 500 and the second insulating layer 600.

[0047] As compared with the array substrate according to Example One, the above-described array substrate according to Example Two needs an additional process of preparing the via hole running through the gate insulating layer 250; however, as compared with the conventional array substrate, only an additional process of preparing the first pixel electrode and an additional process of preparing the via hole running through the gate insulating layer are needed, so as to achieve the effect of increasing the storage capacitance of the array substrate while the aperture ratio of the array substrate is ensured.

Example Three

[0048] As shown in FIG. 4, the thin film transistor is the thin film transistor of top gate type. In the thin film transistor, the source electrode 230 and the drain electrode 240 are both provided between the base substrate 100 and the active layer 220, the gate electrode 210 is provided above the active layer 220, the gate insulating layer 250 is provided between the gate electrode 210 and the active layer 220, the first pixel electrode 410 is partially formed on the drain electrode 240 and directly contacts the drain electrode 240 so that the first pixel electrode 410 is electrically connected with the drain electrode 240 directly, and the second pixel electrode 420 is electrically connected with the first pixel electrode 410 through the via hole running through the first insulating layer 500, the second insulating layer 600 and the gate insulating layer 250.

[0049] As compared with the conventional array substrate, the above-described array substrate according to Example Three only needs an additional process of forming the first pixel electrode, so as to achieve the effect of increasing the storage capacitance of the array substrate while the aperture ratio of the array substrate is ensured.

Example Four

[0050] As shown in FIG. 5, the thin film transistor is the thin film transistor of top gate type. In the thin film transistor, both the source electrode 230 and the drain electrode 240 are provided between the base substrate 100 and the active layer 220, the gate electrode 210 is provided above the active layer 220, the gate insulating layer 250 is provided between the gate electrode 210 and the active layer 220, the first pixel electrode 410 is provided between the gate insulating layer 250 and the second insulating layer 600, the first pixel electrode 410 is electrically connected with the drain electrode 240 through the via hole running through the gate insulating layer 250, and the second pixel electrode 420 is electrically connected with

the first pixel electrode 410 through the via hole running through the first insulating layer 500 and the second insulating layer 600.

[0051] As compared with the array substrate according to Example Three, the above-described array substrate according to Example Four needs an additional process of preparing the via hole running through the gate insulating layer 250; however, as compared with the conventional array substrate, only an additional process of preparing the first pixel electrode and an additional process of preparing the via hole running through the gate insulating layer are needed, so as to achieve the effect of increasing the storage capacitance of the array substrate while the aperture ratio of the array substrate is ensured.

[0052] Embodiments of the present disclosure further provide a liquid crystal display panel, and the liquid crystal display panel comprises the above-described array substrate provided by the embodiments of the present disclosure.

[0053] Embodiments of the present disclosure further provide a display device, and the display device comprises the above-described liquid crystal display panel provided by the embodiments of the present disclosure. For example, the display device is a mobile phone, a tablet personal computer, a television, a display, a laptop computer, a digital photo frame, a navigator, or any other product or component having a display function. All the other essential components of the display device have been known to those ordinarily skilled in the art, which will not be repeated here and should not be a limitation to the present disclosure.

[0054] For the array substrate, the liquid crystal display panel and the display device provided by the embodiments of the present disclosure, the array substrate comprises the common electrode provided above the thin film transistor, and the first pixel electrode and the second pixel electrode respectively provided above and below the common electrode and both electrically connected with the drain electrode of the thin film transistor, so storage capacitance is formed simultaneously between the first pixel electrode and the common electrode and between the second pixel electrode and the common electrode. The conventional array substrate only has one pixel electrode and one common electrode, so the storage capacitance is formed only between the one pixel electrode and the one common electrode. Accordingly, as compared with the conventional array substrate, the above-described array substrate provided by the embodiments of the present disclosure increases the storage capacitance of the array substrate, so that a retention rate of a pixel voltage of the array substrate is increased, undesirable defects of a display device (such as flicker) are reduced, and the display quality of the display device is improved.

[0055] The foregoing embodiments merely are exemplary embodiments of the disclosure, and not intended to define the scope of the disclosure, and the scope of the disclosure is determined by the appended claims.

[0056] The present application claims priority of Chinese Patent Application No. 201410040298.9 filed on Jan. 27, 2014, the disclosure of which is incorporated herein by reference in its entirety as part of the present application.

1. An array substrate, comprising a base substrate and a thin film transistor provided on the base substrate, the thin film transistor comprising a gate electrode, an active layer, a source electrode and a drain electrode,

wherein the array substrate further comprises: a common electrode provided above the thin film transistor, and a

- first pixel electrode and a second pixel electrode both electrically connected with the drain electrode of the thin film transistor;
- wherein the first pixel electrode is provided below the common electrode and is insulated from the common electrode, and the second pixel electrode is provided above the common electrode and is insulated from the common electrode.
2. The array substrate according to claim 1, wherein the second pixel electrode is electrically connected with the drain electrode through the first pixel electrode.
3. The array substrate according to claim 1, wherein the second pixel electrode is electrically connected with the drain electrode directly.
4. The array substrate according to claim 2, further comprising:
- a first insulating layer provided between the second pixel electrode and the common electrode; and
 - a second insulating layer provided between the common electrode and the thin film transistor,
- wherein the second pixel electrode is electrically connected with the drain electrode through a via hole at least running through the first insulating layer and the second insulating layer.
5. The array substrate according to claim 1, wherein
- the first pixel electrode is partially formed on the drain electrode and directly contacts the drain electrode, so that the first pixel electrode is electrically connected with the drain electrode directly; or
 - the drain electrode is partially formed on the first pixel electrode and directly contacts the first pixel electrode, so that the first pixel electrode is electrically connected with the drain electrode directly.
6. The array substrate according to claim 1, wherein the first pixel electrode is electrically connected with the drain electrode through a via hole.
7. The array substrate according to claim 1, wherein the thin film transistor is a thin film transistor of bottom gate type or a thin film transistor of top gate type.
8. The array substrate according to claim 1, wherein the first pixel electrode is of plate shape, and the second pixel electrode comprises slit electrodes.
9. The array substrate according to claim 4, wherein
- the gate electrode is provided between the base substrate and the active layer, the gate insulating layer is provided between the gate electrode and the active layer, and the source electrode and the drain electrode are both provided on the active layer; and
 - the first pixel electrode is partially formed on the drain electrode and directly contacts the drain electrode so that the first pixel electrode is electrically connected with the drain electrode directly, and the second pixel electrode is electrically connected with the first pixel electrode through the via hole running through the first insulating layer and the second insulating layer.
10. The array substrate according to claim 4, wherein,
- the gate electrode is provided between the base substrate and the active layer, the gate insulating layer is provided between the gate electrode and the active layer, and the source electrode and the drain electrode are both provided on the active layer; and
 - the first pixel electrode is provided between the gate insulating layer and the base substrate, the first pixel electrode is electrically connected with the drain electrode through a via hole running through the gate insulating layer, and the second pixel electrode is electrically connected with the drain electrode through the via hole running through the first insulating layer and the second insulating layer.
11. The array substrate according to claim 4, wherein,
- the source electrode and the drain electrode are both provided between the base substrate and the active layer, the gate electrode is provided above the active layer, and the gate insulating layer is provided between the gate electrode and the active layer; and
 - the first pixel electrode is partially formed on the drain electrode and directly contacts the drain electrode so that the first pixel electrode is electrically connected with the drain electrode directly, and the second pixel electrode is electrically connected with the first pixel electrode through the via hole running through the first insulating layer, the second insulating layer and the gate insulating layer.
12. The array substrate according to claim 4, wherein,
- the source electrode and the drain electrode are both provided between the base substrate and the active layer, the gate electrode is provided above the active layer, and the gate insulating layer is provided between the gate electrode and the active layer; and
 - the first pixel electrode is provided between the gate insulating layer and the second insulating layer, the first pixel electrode is electrically connected with the drain electrode through a via hole running through the gate insulating layer, and the second pixel electrode is electrically connected with the first pixel electrode through the via hole running through the first insulating layer and the second insulating layer.
13. A liquid crystal display panel, comprising an array substrate according to claim 1.
14. A display device, comprising a liquid crystal display panel according to claim 13.
15. The array substrate according to claim 3, further comprising:
- a first insulating layer provided between the second pixel electrode and the common electrode; and
 - a second insulating layer provided between the common electrode and the thin film transistor,
- wherein the second pixel electrode is electrically connected with the drain electrode through a via hole at least running through the first insulating layer and the second insulating layer.
16. The array substrate according to claim 15, wherein
- the gate electrode is provided between the base substrate and the active layer, the gate insulating layer is provided between the gate electrode and the active layer, and the source electrode and the drain electrode are both provided on the active layer; and
 - the first pixel electrode is partially formed on the drain electrode and directly contacts the drain electrode so that the first pixel electrode is electrically connected with the drain electrode directly, and the second pixel electrode is electrically connected with the first pixel electrode through the via hole running through the first insulating layer and the second insulating layer.
17. The array substrate according to claim 15, wherein,
- the gate electrode is provided between the base substrate and the active layer, the gate insulating layer is provided between the gate electrode and the active layer, and the

source electrode and the drain electrode are both provided on the active layer; and
the first pixel electrode is provided between the gate insulating layer and the base substrate, the first pixel electrode is electrically connected with the drain electrode through a via hole running through the gate insulating layer, and the second pixel electrode is electrically connected with the drain electrode through the via hole running through the first insulating layer and the second insulating layer.

18. The array substrate according to claim **15**, wherein,
the source electrode and the drain electrode are both provided between the base substrate and the active layer, the gate electrode is provided above the active layer, and the gate insulating layer is provided between the gate electrode and the active layer; and
the first pixel electrode is partially formed on the drain electrode and directly contacts the drain electrode so that the first pixel electrode is electrically connected with the drain electrode directly, and the second pixel electrode is

electrically connected with the first pixel electrode through the via hole running through the first insulating layer, the second insulating layer and the gate insulating layer.

19. The array substrate according to claim **15**, wherein,
the source electrode and the drain electrode are both provided between the base substrate and the active layer, the gate electrode is provided above the active layer, and the gate insulating layer is provided between the gate electrode and the active layer; and

the first pixel electrode is provided between the gate insulating layer and the second insulating layer, the first pixel electrode is electrically connected with the drain electrode through a via hole running through the gate insulating layer, and the second pixel electrode is electrically connected with the first pixel electrode through the via hole running through the first insulating layer and the second insulating layer.

* * * * *

专利名称(译)	阵列基板，液晶显示面板和显示装置		
公开(公告)号	US20160011467A1	公开(公告)日	2016-01-14
申请号	US14/435964	申请日	2014-07-21
[标]申请(专利权)人(译)	京东方科技集团股份有限公司		
申请(专利权)人(译)	京东方科技集团股份有限公司.		
当前申请(专利权)人(译)	京东方科技集团股份有限公司.		
[标]发明人	CHOI HYUN SIC KIM HEECHEOL IM YUN SIK		
发明人	CHOI, HYUN SIC KIM, HEECHEOL IM, YUN SIK		
IPC分类号	G02F1/1343 G02F1/1362 G02F1/1368 H01L23/522 H01L23/528 H01L27/12 H01L29/786		
CPC分类号	G02F1/134309 H01L27/124 H01L29/786 G02F1/136227 H01L23/528 G02F1/1368 H01L23/5226 G02F2001/134372 G02F2001/13685 H01L2924/0002 H01L2924/00		
优先权	201410040298.9 2014-01-27 CN		
其他公开文献	US9746720		
外部链接	Espacenet USPTO		

摘要(译)

本发明实施例公开了一种阵列基板，液晶显示面板和显示装置。阵列基板包括基础基板和设置在基础基板上的薄膜晶体管，薄膜晶体管包括栅电极，有源层，源电极和漏电极。阵列基板还包括：公共电极，设置在薄膜晶体管上方；第一像素电极和第二像素电极，均与薄膜晶体管的漏极电连接。第一像素电极设置在公共电极下方并与公共电极绝缘，第二像素电极设置在公共电极上方并与公共电极绝缘。

