



(19) **United States**

(12) **Patent Application Publication** (10) **Pub. No.: US 2004/0212632 A1**

Inada et al.

(43) **Pub. Date: Oct. 28, 2004**

(54) **DRIVING CIRCUIT FOR COLOR IMAGE DISPLAY AND DISPLAY DEVICE PROVIDED WITH THE SAME**

Publication Classification

(51) **Int. Cl.⁷ G09G 5/10**

(52) **U.S. Cl. 345/690**

(75) **Inventors: Ken Inada, Nerima-ku (JP); Taketoshi Nakano, Kawasaki-shi (JP); Toshihiro Yanagi, Nara-shi (JP)**

(57) **ABSTRACT**

Correspondence Address:
NIXON & VANDERHYE, PC
1100 N GLEBE ROAD
8TH FLOOR
ARLINGTON, VA 22201-4714 (US)

In a gradation voltage generation circuit used in a video signal line driving circuit for driving video signal lines of a liquid crystal display device by time division based on switching control signals, a first variable resistor circuit is connected between one terminal of a voltage divider circuit for generating a gradation voltage group and a power source line for supplying a high-level voltage, and a second variable resistor circuit is connected between the other terminal of the voltage divider circuit and a power source line for supplying a low-level voltage. The resistances of the variable resistor circuits are switched based on the switching control signal. Thus, in the periods in which the video signal lines respectively connected to R, G and B pixel formation portions are driven, gradation voltages that are adapted to the gradation reproducibility for R, G and B are outputted respectively.

(73) **Assignee: SHARP KABUSHIKI KAISHA, Osaka (JP)**

(21) **Appl. No.: 10/819,274**

(22) **Filed: Apr. 7, 2004**

(30) **Foreign Application Priority Data**

Apr. 24, 2003 (JP) 2003-119397




Fig. 1A




Fig. 1B




Fig. 2A




Fig. 2B




Fig. 2C





Fig. 3






Fig. 5




Fig. 6




Fig. 7




Fig. 8





Fig. 9



**DRIVING CIRCUIT FOR COLOR IMAGE DISPLAY
AND DISPLAY DEVICE PROVIDED WITH THE
SAME**

**CROSS REFERENCE TO RELATED
APPLICATIONS**

[0001] This application claims priority under 35 U.S.C. § 119(a) upon Japanese Patent Application No.2003-119397 titled "DRIVING CIRCUIT FOR COLOR IMAGE DISPLAY AND DISPLAY DEVICE PROVIDED WITH THE SAME," filed on Apr. 24, 2003, the content of which is hereby incorporated by reference.

BACKGROUND OF THE INVENTION

[0002] 1. Field of the Invention

[0003] The present invention relates to display devices for displaying color images, and more specifically to display devices that generate a gradation voltage group made of voltages representing the gradations of an image, and that displays color images using a voltage that is selected from this gradation voltage group in accordance with an input signal, as well as driving circuits of such display devices.

[0004] 2. Description of the Related Art

[0005] Liquid crystal display devices, for example, are provided with a gradation voltage generation circuit generating voltages representing the gradations in order to perform a gradation display. One of the plurality of voltages generated by this gradation voltage generation circuit is selected in accordance with an input signal, and an image of intermediate gradations is displayed by applying the selected voltage as the driving signal to the liquid crystal panel.

[0006] As described for example in JP 2002-82645A (the content of the corresponding U.S. 2001/0052897A1 is hereby incorporated by reference), a gradation voltage generation circuit for such gradation display is typically incorporated in a video signal line driving circuit (referred to as "column electrode driving circuit") for driving the liquid crystal panel, and is realized as a voltage divider circuit that is a resistor series made of a plurality of resistors connected in series. The gradation voltages depend on the voltage division ratios of this voltage divider circuit, and it is important to set the voltage division ratios with consideration to the display quality.

[0007] A color filter that is used for the color image display with a liquid crystal display device is typically made of filters of the three colors R (red), G (green) and B (blue) constituting three primary colors, but as shown in **FIG. 9**, the gradation level—brightness curve is slightly different for each of these three colors. This means, that the gradation reproducibility of the pixel formation portions constituting the liquid crystal panel is different for each of the three colors. In **FIG. 9**, the horizontal axis marks the gradation levels of the colors R, G and B represented by the input signal, and the vertical axis marks the brightness of the colors R, G and B on the liquid crystal panel. It should be noted that the brightness on the vertical axis is normalized by its maximum value.

[0008] Thus, the gradation level—brightness curves are slightly different for each of the colors R, G and B, but in conventional liquid crystal display devices, the gradation

voltage generation circuit is provided with only one resistor series, or two resistor series for positive polarity and negative polarity (in the following, it is assumed for convenience's sake that there is only one resistor series, even if a resistor series for positive polarity and a resistor series for negative polarity are provided). Therefore, it was not possible to set the gradation voltages (or voltage division ratios) individually in accordance with the gradation level—brightness curve for each of the colors R, G and B. As a result, it was not possible to maintain a superior color balance across the entire brightness region, and a high degree of color reproducibility could not be attained. Moreover, in ordinary liquid crystal display devices, if three resistor series corresponding to the gradation level—brightness curves of the colors R, G and B are provided, then three times the number of voltage bus lines for transmitting the gradation voltages are necessary (gradation number \times 3), and the chip area of the IC (integrated circuit) for realizing the video signal line driving circuit increases considerably.

SUMMARY OF THE INVENTION

[0009] It is thus an object of the present invention to provide a display device with which the color reproducibility can be enhanced by using gradation voltages that are adapted to the gradation level—brightness curves (gradation reproducibility) of each of the three primary colors while preventing an increase of the chip area of the IC for realizing the driving circuit, as well as such a display device driving circuit.

[0010] According to one aspect of the present invention, a color image display driving circuit for generating a plurality of voltage signals to be applied to a plurality of pixel formation portions, based on input signals including a first, a second and a third color image signal that respectively represent gradations of a first, a second and a third color constituting three primary colors, comprises:

[0011] a gradation voltage generation circuit for outputting a gradation voltage group made of a plurality of voltages that represent different gradations;

[0012] a plurality of selection circuits, each selection circuit being for selecting one of the plurality of voltages in the gradation voltage group in accordance with the input signals; and

[0013] an output circuit for outputting the plurality of voltages selected by the plurality of selection circuits respectively as the plurality of voltage signals;

[0014] wherein the plurality of selection circuits successively switch between a first period in which the voltage is selected in accordance with the first color image signal, a second period in which the voltage is selected in accordance with the second color image signal, and a third period in which the voltage is selected in accordance with the third color image signal; and

[0015] wherein the gradation voltage generation circuit changes a portion of or all voltages constituting the gradation voltage group in response to the switching between the first period, the second period and the third period, and in accordance with the differences between the first color, the second color

and the third color in gradation reproducibility of the plurality of pixel formation portions.

[0016] With this configuration, successive switches are made between a first period in which the voltage is selected in accordance with the first color image signal, a second period in which the voltage is selected in accordance with the second color image signal, and a third period in which the voltage is selected in accordance with the third color image signal, and a portion of or all voltages constituting the gradation voltage group is/are changed in response to the switching between these periods, and in accordance with the differences between the first to third colors in gradation reproducibility of the plurality of pixel formation portions. Thus, it is possible to display color images using gradation voltages adapted to the respective gradation reproducibilities of the three primary colors without increasing the number of voltage bus lines for transmitting the gradation voltage group to the plurality of selection circuits.

[0017] In this driving circuit, it may be that the gradation voltage generation circuit comprises:

[0018] a first voltage divider circuit for generating a plurality of voltages representing the different gradations of the first color;

[0019] a second voltage divider circuit for generating a plurality of voltages representing the different gradations of the second color;

[0020] a third voltage divider circuit for generating a plurality of voltages representing the different gradations of the third color; and

[0021] a selector circuit for selecting the plurality of voltages generated by the first voltage divider circuit in the first period, the plurality of voltages generated by the second voltage divider circuit in the second period, and the plurality of voltages generated by the third voltage divider circuit in the third period;

[0022] wherein the plurality of voltages selected by the selector circuit are outputted as the gradation voltage group.

[0023] With this configuration, the gradation voltage generation circuit comprises first to third voltage divider circuits corresponding to the first to third colors, and the voltage group generated by the first voltage divider circuit is outputted as the gradation voltage group in the first period, the voltage group generated by the second voltage divider circuit is outputted as the gradation voltage group in the second period, and the voltage group generated by the third voltage divider circuit is outputted as the gradation voltage group in the third period. Thus, the voltages of the outputted gradation voltage group can be changed in response to the switching between the first period, the second period and the third period, and in accordance with the differences between the first to third colors in gradation reproducibility at the plurality of pixel formation portions.

[0024] Moreover, in this driving circuit, it may be that the gradation voltage generation circuit comprises:

[0025] a voltage divider circuit for generating a plurality of voltages;

[0026] a first variable resistor circuit connected to one side of the voltage divider circuit; and

[0027] a second variable resistor circuit connected to the other side of the voltage divider circuit;

[0028] wherein the first variable resistor circuit comprises a first selector switch for switching the resistance of the first variable resistor circuit such that the resistance of the first variable resistor circuit takes on a preset first value corresponding to the first color in the first period, a preset second value corresponding to the second color in the second period, and a preset third value corresponding to the third color in the third period;

[0029] wherein the second variable resistor circuit comprises a second selector switch for switching the resistance of the second variable resistor circuit such that the resistance of the second variable resistor circuit takes on a preset fourth value corresponding to the first color in the first period, a preset fifth value corresponding to the second color in the second period, and a preset sixth value corresponding to the third color in the third period; and

[0030] wherein the gradation voltage generation circuit outputs the plurality of voltages generated by the voltage divider circuit as the gradation voltage group.

[0031] With this configuration, the resistances of the first and second variable resistor circuits that are respectively connected to the two terminals of the voltage divider circuit for generating the gradation voltage group in the gradation voltage generation circuit correspond to the first color in the first period, correspond to the second color in the second period, and correspond to the third color in the third period. Thus, the voltages of the outputted gradation voltage group can be changed in response to the switching between the first period, the second period and the third period, and in accordance with the differences between the first to third colors in gradation reproducibility at the plurality of pixel formation portions.

[0032] According to another aspect of the present invention, a display device comprises:

[0033] a color image display driving circuit for generating a plurality of voltage signals to be applied to a plurality of pixel formation portions, based on input signals including a first, a second and a third color image signal that respectively represent gradations of a first, a second and a third color constituting three primary colors;

[0034] a gradation voltage generation circuit for outputting a gradation voltage group made of a plurality of voltages that represent different gradations;

[0035] a plurality of selection circuits, each selection circuit being for selecting one of the plurality of voltages in the gradation voltage group in accordance with the input signals; and

[0036] an output circuit for outputting the plurality of voltages selected by the plurality of selection circuits respectively as the plurality of voltage signals;

[0037] wherein the plurality of selection circuits successively switch between a first period in which the voltage is selected in accordance with the first color

image signal, a second period in which the voltage is selected in accordance with the second color image signal, and a third period in which the voltage is selected in accordance with the third color image signal; and

- [0038] wherein the gradation voltage generation circuit changes a portion of or all voltages constituting the gradation voltage group in response to the switching between the first period, the second period and the third period, and in accordance with the differences between the first color, the second color and the third color in gradation reproducibility of the plurality of pixel formation portions.
- [0039] It may be that this display device further comprises:

[0040] a plurality of video signal lines for transmitting the plurality of voltage signals to the plurality of pixel formation portions; and

[0041] a connection switching circuit for connecting the output circuit and the plurality of video signal lines such that each of the plurality of voltage signals is applied to one of the plurality of video signal lines, and for switching the video signal lines to which the voltage signals are applied within predetermined video signal line groups;

[0042] wherein the output circuit comprises a plurality of output terminals respectively corresponding to a plurality of video signal lines groups obtained by grouping the plurality of video signal lines into a plurality of groups of three video signal lines made of video signal lines for a first, a second and a third color for respectively transmitting voltage signals to the pixel formation portions of a first, second and third color in the plurality of pixel formation portions; and

[0043] wherein the connection switching circuit connects each output terminal of the output circuit to the video signal line for the first color of the three corresponding video signal lines in the first period, connects each output terminal of the output circuit to the video signal line for the second color of the three corresponding video signal lines in the second period, and connects each output terminal of the output circuit to the video signal line for the third color of the three corresponding video signal lines in the third period.

[0044] With this configuration, the output terminals of the output circuit are connected by time division to the video signal lines for the first, the second and the third color, which are the corresponding three video signal lines, and the video signal lines are driven by time division. Then, the voltages of the gradation voltage group are changed in response to the time division driving of the video signal lines, and in accordance with the differences between the first to third colors in gradation reproducibility of the plurality of pixel formation portions. Thus, it is possible to display color images using gradation voltages adapted to the respective gradation reproducibilities of the three primary colors without increasing the number of voltage bus lines for transmitting the gradation voltage group to the plurality of selection circuits.

[0045] It is preferable that this display device further comprises:

[0046] a plurality of scanning signal lines intersecting with the plurality of video signal lines; and

[0047] a scanning signal line driving circuit for selectively driving the plurality of scanning signal lines;

[0048] wherein the plurality of pixel formation portions are arranged in a matrix, in correspondence with the intersections between the plurality of video signal lines and the plurality of scanning signal lines;

[0049] wherein each of the pixel formation portions comprises:

[0050] a switching element that is turned on and off by a scanning signal line passing through the corresponding intersection;

[0051] a pixel electrode that is connected via the switching element to the video signal line passing through the corresponding intersection; and

[0052] a common electrode that is shared by the plurality of pixel formation portions, and that is arranged such that a predetermined capacitance is formed between that common electrode and the pixel electrode;

[0053] wherein the plurality of selection circuits switch between the first period, the second period and the third period, such that a period from a time at which one scanning signal line is selected by the scanning signal line driving circuit to a time when the next scanning signal line is selected is divided into the first, the second and the third period.

[0054] With this configuration, the period from a time at which one scanning signal line is selected by the scanning signal line driving circuit to the time when the next scanning signal line is selected (one horizontal scanning period) is divided into a first, a second and a third period, and the voltages of the gradation voltage group are changed in response to the switching between the first to third periods, and in accordance with the differences between the first to third colors in gradation reproducibility of the plurality of pixel formation portions. Thus, it is possible to display color images using gradation voltages adapted to the respective gradation reproducibilities of the three primary colors without increasing the number of voltage bus lines for transmitting the gradation voltage group.

[0055] According to yet another aspect of the present invention, a color image display driving method generating a plurality of voltage signals to be applied to a plurality of pixel formation portions, based on input signals including a first, a second and a third color image signal that respectively represent gradations of a first, a second and a third color constituting three primary colors, comprises:

[0056] a gradation voltage generation step of outputting a gradation voltage group made of a plurality of voltages that represent different gradations;

[0057] selection steps of selecting one of the plurality of voltages in the gradation voltage group in accordance with the input signals; and

[0058] an output step of outputting the plurality of voltages selected by executing the selection steps in parallel as the plurality of voltage signals;

[0059] wherein, in the selection steps, successive switches are made between a first period in which the voltage is selected in accordance with the first color image signal, a second period in which the voltage is selected in accordance with the second color image signal, and a third period in which the voltage is selected in accordance with the third color image signal; and

[0060] wherein, in the gradation voltage generation step, a portion of or all voltages constituting the gradation voltage group is/are changed in response to the switching between the first period, the second period and the third period, and in accordance with the differences between the first color, the second color and the third color in gradation reproducibility of the plurality of pixel formation portions.

[0061] These and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0062] FIG. 1A is a block diagram showing the configuration of a liquid crystal display device provided with a video signal line driving circuit according to an embodiment of the present invention.

[0063] FIG. 1B is a block diagram showing the configuration of a display control circuit in the liquid crystal display device comprising the video signal line driving circuit according to this embodiment.

[0064] FIG. 2A is a diagrammatic view showing the configuration of a liquid crystal panel in the liquid crystal display device provided with the video signal line driving circuit according to this embodiment.

[0065] FIG. 2B is an equivalent circuit diagram of a portion of the liquid crystal panel in the liquid crystal display device provided with the video signal line driving circuit according to this embodiment.

[0066] FIG. 2C is an equivalent circuit diagram of one of the selector switches constituting a connection switching circuit of the liquid crystal panel in the liquid crystal display device provided with the video signal line driving circuit according to this embodiment.

[0067] FIG. 3 is a block diagram showing the configuration of the video signal line driving circuit according to this embodiment.

[0068] FIGS. 4A to 4K are timing charts illustrating a method for driving the liquid crystal display device provided with the video signal line driving circuit according to this embodiment.

[0069] FIG. 5 is a circuit diagram showing a first configuration example of the gradation voltage generation circuit in this embodiment.

[0070] FIG. 6 is a circuit diagram showing a second configuration example of the gradation voltage generation circuit in this embodiment.

[0071] FIG. 7 is a circuit diagram showing another configuration example of the gradation voltage generation circuit in this embodiment.

[0072] FIG. 8 is a circuit diagram showing yet another configuration example of the gradation voltage generation circuit in this embodiment.

[0073] FIG. 9 is a characteristic graph showing the gradation level—brightness curve for the three primary colors (R, G and B) respectively.

DETAILED DESCRIPTION OF THE EMBODIMENTS

[0074] In recent years, liquid crystal panels using TFTs (thin film transistors) with high carrier mobility, such as LPS (low temperature polysilicon) TFTs and CGS (continuous grain silicon) TFTs, have come to be manufactured, with which the pixel capacitance can be sufficiently charged even with a short on time of the TFTs in the pixel formation portions. By providing selector switches in such liquid crystal panels, it is possible to drive a plurality of video signal lines in the liquid crystal panel with only one output of a video signal line driving circuit. Liquid crystal display devices with such a configuration are known from the related art. That is to say, active-matrix liquid crystal display devices have been proposed, in which the plurality of video signal lines are grouped into a plurality of groups of two or more video signal lines (for example three video signal lines corresponding to three adjacent R, G and B pixels), one output terminal of the video signal line driving circuit is assigned to the plurality of video signal lines constituting each group, and video signals are applied by time division to the video signal lines within each group during one horizontal scanning period of the image display (see for example JP H06-138851A).

[0075] In active-matrix liquid crystal display devices of this driving type (referred to in the following as “video signal line time division driving method”), one horizontal scanning period is divided into, for example, a period in which the video signal lines corresponding to the R pixels are driven, a period in which the video signal lines corresponding to the G pixels are driven, and a period in which the video signal lines corresponding to the B pixels are driven, and it is possible to change (correct) the gradation voltages in each of these periods. That is to say, if video signal line time division driving method is employed, then it is possible to provide gradation voltages corresponding to gradation level—brightness curves (gradation reproducibility) for each of the colors R, G and B by changing the gradation voltages in response to a switching of the driving periods, without increasing the number of voltage bus lines for gradation voltage transmission, and thus, it becomes possible to enhance the color reproducibility of the color image display.

[0076] Referring to the accompanying drawings, the following is a description of a video signal line driving circuit of a liquid crystal display device in accordance with an embodiment of the present invention, which is based on this approach.

[0077] 1.1 Overall Configuration and Operation

[0078] FIG. 1A is a block diagram showing the configuration of a liquid crystal display device provided with a video signal line driving circuit for color image display according to one embodiment of the present invention. This liquid crystal display device includes a display control circuit 200, a video signal line driving circuit 300 (also referred to as “column electrode driving circuit”), a scanning signal line driving circuit 400 (also referred to as “row electrode driving circuit”), and an active-matrix liquid crystal panel 500.

[0079] The liquid crystal panel 500 serving as the display portion in this liquid crystal display device comprises a plurality of scanning signal lines (row electrodes), which respectively correspond to the horizontal scanning lines in an image represented by image data Dv received from a CPU of an external computer or the like, a plurality of video signal lines (column electrodes) intersecting with the plurality of scanning signal lines, and a plurality of pixel formation portions that are provided in correspondence to the intersections of the plurality of scanning signal lines and the plurality of video signal lines. The configuration of these pixel formation portions is in principle the same as the configuration of the pixel formation portions in conventional active-matrix liquid crystal panels (details are discussed below).

[0080] In this embodiment, image data (in a narrow sense) representing an image to be displayed on the liquid crystal panel 500 and data determining the timing of the display operation (for example data indicating the frequency of the display clock) (referred to as “display control data” in the following) are sent from the CPU of the external computer or the like to the display control circuit 200 (in the following, the data Dv sent from the outside are referred to as “image data in a broad sense”). That is to say, the external CPU or the like writes the image data (in the narrow sense) and the display control data, which constitute the image data Dv in a broad sense, into a display memory and a register (described later) in the display control circuit 200 respectively while supplying address signals to the display control circuit 200.

[0081] Based on the display control data written into the register, the display control circuit 200 generates a display clock signal CK, a horizontal synchronization signal HSY, a vertical synchronization signal VSY, a start pulse signal SP and a latch strobe signal LS. Moreover, the display control circuit 200 reads out the image data that have been written into the display memory by the external CPU or the like, and outputs them as digital image signals Da. These digital image signals Da are made of three types of digital image signals, namely a image signal Dr representing the red gradation, an image signal Dg representing the green gradation, and an image signal Db representing the blue gradation, and these digital image signals Dr, Dg and Db are outputted by time division, as explained below. Here, the digital image signal Dr represents the red component of the image to be displayed (and is referred to below as “red image signal”), the digital image signal Dg represents the green component of the image to be displayed (and is referred to below as “green image signal”), and the digital image signal Db represents the blue component of the image to be displayed (and is referred to below as “blue image

signal”). The display control circuit 200 also generates switching control signals Gr, Gg and Gb for time division driving of the video signal lines. Thus, of the signals generated by the display control circuit 200, the clock signal CK, the start pulse signal SP, the latch strobe signal LS and the digital image signal Da are supplied to the video signal line driving circuit 300, the horizontal synchronization signal HSY and the vertical synchronization signal VSY are supplied to the scanning signal line driving circuit 400, and the switching control signals Gr, Gg and Gb are supplied to the video signal line driving circuit 300 and to a later-described connection switching circuit within the liquid crystal panel 500. It should be noted that in the following explanations, the number of gradations of the image display is assumed to be 64, but the number of gradations is not limited to this. If the number of gradations is 64 as in the present embodiment, then the digital image signals Da are 6-bit signals.

[0082] As noted above, the data representing the image to be displayed on the liquid crystal panel 500 are supplied, pixel for pixel, as the digital image signals Da to the video signal line driving circuit 300, and the clock signal CK, the start pulse signal SP, the latch strobe signal LS and the switching control signals Gr, Gg and Gb are supplied to the video signal line driving circuit 300 as the signals indicating timing. Based on these signals Da, CK, SP, LS, Gr, Gg and Gb, the video signal line driving circuit 300 generates video signals for driving the liquid crystal panel 500 (referred to as “driving video signals” in the following), and applies these driving video signals to the video signal lines of the liquid crystal panel 500.

[0083] Based on the horizontal synchronization signal HSY and the vertical synchronization signal VSY, the scanning signal line driving circuit 400 generates scanning signals G1, G2, G3, . . . to be applied to the scanning lines to successively select the scanning signal lines of the liquid crystal panel 500 in order for one horizontal scanning period each (see FIGS. 4A to 4C). The application of the active scanning signal to the scanning signal lines for successively selecting all of the scanning signal lines is carried out in repetition with a repeating period of one vertical scanning period.

[0084] As in the above-described manner, in the liquid crystal panel 500, the video signal line driving circuit 300 applies the driving video signals S1, S2, S3, . . . based on the digital image signals Da to the video signal lines, and the scanning signal line driving circuit 400 applies the scanning signals G1, G2, G3, . . . to the scanning signal lines. Thus, the liquid crystal panel 500 displays the color image represented by the image data Dv received from the external CPU or the like.

[0085] 1.2 Display Control Circuit

[0086] FIG. 1B is a block diagram showing the configuration of the display control circuit 200 in the above-described liquid crystal display device. This display control circuit 200 includes an input control circuit 20, a display memory 21, a register 22, a timing generation circuit 23, a memory control circuit 24, and a signal line switching control circuit 25.

[0087] Address signals ADw and signals representing image data Dv in a broad sense (in the following, also these

signals are denoted as “Dv”) that this display control circuit **200** receives from the external CPU or the like are inputted into the input control circuit **20**. Based on the address signals ADw, the input control circuit **20** divides the image data Dv in a broad sense into three types of color image data Rd, Gd and Bd, and display control data Dc. Then, signals representing the color image data Rd, Gd and Bd (in the following, also these signals are denoted as “Rd,” “Gd” and “Bd”) are supplied to the display memory **21** together with address signals AD based on the address signals ADw, so that the three types of image data Rd, Gd and Bd are written into the display memory **21**, and the display control data Dc are written into the register **22**. Here, the three types of image data Rd, Gd and Bd are data that respectively represent red components, green components and blue components of the image represented by the image data Dv. The display control data Dc comprise timing information that specifies the frequency of the clock signal CK as well as the horizontal scanning period and the vertical scanning period for displaying the image represented by the image data Dv.

[0088] Based on the display control data held in the register **22**, the timing generation circuit **23** generates the clock signal CK, the horizontal synchronization signal HSY, the vertical synchronization signal VSY, the start pulse signal SP and the latch strobe signal LS. In the present embodiment, the video signal lines are driven by time division, and the video signal lines to which the driving video signals from the output terminals of the video signal line driving circuit **300** are applied are switched every $\frac{1}{3}$ of one horizontal scanning period (in the following referred to as “ $\frac{1}{3}$ horizontal scanning period”). Accordingly, the pulse repetition period of the start pulse signal SP and the latch strobe signal LS supplied to the video signal line driving circuit **300** is also $\frac{1}{3}$ horizontal scanning period. Moreover, the timing generation circuit **23** generates a timing signal for operating the display memory **21** and the memory control circuit **24** in synchronization with the clock signal CK.

[0089] Based on the horizontal synchronization signal HSY and the clock signal CK, the signal line switching control circuit **25** generates the switching control signals Gr, Gg and Gb for time division driving of the video signal lines. These switching control signals Gr, Gg and Gb are control signals for switching the video signal lines to which the driving video signals from the video signal line driving circuit **300** are to be applied within one horizontal scanning period. In the present embodiment, as shown in FIGS. 4E to 4G, a signal that is at H level (high level) only in a first period, namely the first $\frac{1}{3}$ of each horizontal scanning period at which the scanning signal Gi ($i=1, 2, 3, \dots$) is active, is generated as the first switching control signal Gr, a signal that is at H level only in a second period, namely the next $\frac{1}{3}$ of each horizontal scanning period, is generated as the second switching control signal Gb, and a signal that is at H level only in a third period, namely the last $\frac{1}{3}$ of each horizontal scanning period, is generated as the third switching control signal Gg. These switching control signals Gr, Gg and Gb are generated in synchronization with the latch strobe signal LS, as shown in FIGS. 4D to 4G.

[0090] The memory control circuit **24** generates address signals ADr for reading out, of the image data Rd, Gd and Bd that are inputted from outside and stored in the display memory **21**, the data representing the image to be displayed on the liquid crystal panel **500**. The memory control circuit

24 also generates a signal for controlling the operation of the display memory **21**. The address signals ADr and the control signal are given into the display memory **21**, and thus, the data representing the red component, the green component and the blue component of the image to be displayed on the liquid crystal panel **500** are read out by time division as the red image signal Dr, the green image signal Dg and the blue image signal Db from the display memory **21** respectively. That is to say, the image signals read out from the display memory **21** are switched at every $\frac{1}{3}$ horizontal scanning period between the red image signal Dr, the green image signal Dg and the blue image signal Db in synchronization with the switching control signals Gr, Gg and Gb. Then, the three image signals Dr, Dg and Db that have been read out by time division in this manner are outputted as image signals Da from the display control circuit **200**, and supplied to the video signal line driving circuit **300**.

[0091] 1.3. Liquid Crystal Panel

[0092] FIG. 2A is a diagrammatic view showing the configuration of the liquid crystal panel **500** in the liquid crystal display device provided with the video signal line driving circuit **300** according to the present embodiment. FIG. 2B is an equivalent circuit diagram of a portion **510** (corresponding to four pixels) of this liquid crystal panel **500**. FIG. 2C is an equivalent circuit diagram of one of the selector switches SW_j constituting a connection switching circuit **501** in this liquid crystal panel **500**.

[0093] The liquid crystal panel **500** includes a plurality of video signal lines L_s (L_{1j}, L_{2j}, L_{3j} ($j=1, 2, 3, \dots$)) that are connected via the connection switching circuit **501** including the selector switches SW₁, SW₂, SW₃, . . . to the video signal line driving circuit **300**, and a plurality of scanning signal lines L_g that are connected to the scanning signal line driving circuit **400**. The video signal lines L_s and the scanning signal lines L_g are arranged in a lattice pattern, so that the video signal lines L_s intersect with the scanning signal lines L_g. A plurality of pixel formation portions P_x are arranged respectively in correspondence to the intersections of the video signal lines L_s and the scanning signal lines L_g. As shown in FIG. 2B, each of the pixel formation portions P_x is made of a TFT **10** whose source terminal is connected to the video signal line L_s passing through the corresponding intersection and whose gate terminal is connected to the scanning signal line L_g passing through the corresponding intersection, a pixel electrode E_p connected to the drain electrode of that TFT **10**, a common electrode E_c that is shared by the plurality of pixel formation portions P_x, and a liquid crystal layer that is shared by the plurality of pixel formation portions P_x and sandwiched between the pixel electrode E_p and the common electrode E_c. The pixel electrode E_p, the common electrode E_c and the liquid crystal layer sandwiched between the pixel electrode E_p and the common electrode E_c form a pixel capacitance C_p.

[0094] These pixel formation portions P_x are classified by color filters into an R pixel formation portion for forming red pixels, a G pixel formation portion for forming green pixels, and a B pixel formation portion for forming blue pixels. With three pixel formation portions, including an R pixel formation portion, a G pixel formation portion and a B pixel formation portion that are arranged next to one another in the direction in which the scanning signal lines L_g extend, serving as one display unit, the pixel formation portions are

arranged in a matrix, forming a pixel formation matrix. The pixel electrodes E_p , which are the principal portions of the pixel formation portions P_x , are in a one-to-one correspondence with the pixels of the image displayed on the liquid crystal panel, and can be regarded as identical therewith, so that the "pixel formation matrix" is also referred to as the "pixel matrix."

[0095] As noted above, the liquid crystal panel **500** is provided with a connection switching circuit **501** (see FIG. 2A), which comprises selector switches SW1, SW2, SW3, . . . , respectively corresponding to the video signal lines L_s on the liquid crystal panel **500** as a circuit for connecting the video signal lines L_s to the video signal line driving circuit **300**. These selector switches SW1, SW2, SW3, . . . respectively correspond to the output terminals TS1, TS2, TS3, . . . of the video signal line driving circuit **300**. Moreover, the video signal lines L_s on the liquid crystal panel **500** are grouped into a plurality of video signal line groups, each group including three video signal lines L_{jr} , L_{jg} and L_{jb} for supplying driving video signals respectively to the R pixel formation portion, the G pixel formation portion and the B pixel formation portion constituting the display units, and these video signal line groups are in a one-to-one correspondence with the output terminals TS $_j$ ($j=1, 2, 3, \dots$) of the video signal line driving circuit **300**.

[0096] Each of the selector switches SW $_j$ ($j=1, 2, 3, \dots$) connects the output terminal TS $_j$ of the video signal line driving circuit **300** corresponding to that selector switch SW $_j$ to one of the three video signal lines L_{jr} , L_{jg} and L_{jb} corresponding to that output terminal TS $_j$, and the video signal lines connected to the output terminal TS $_j$ are switched successively between the three video signal lines L_{jr} , L_{jg} and L_{jb} . That is to say, the switching control signals Gr, Gg and Gb from the display control circuit **200** are inputted to the selector switches SW $_j$, and the selector switches SW $_j$ connect the output terminals TS $_j$ to the R video signal lines L_{jr} , which are the video signal lines connected to the R pixel formation portions, during a first period, in which the first switching control signal Gr is at H level, of each horizontal scanning period, connect the output terminals TS $_j$ to the G video signal lines L_{jg} , which are the video signal lines connected to the G pixel formation portions, during a second period, in which the second switching control signal Gg is at H level, of each horizontal scanning period, and connect the output terminals TS $_j$ to the B video signal lines L_{jb} , which are the video signal lines connected to the B pixel formation portions, during a third period, in which the third switching control signal Gb is at H level, of each horizontal scanning period. These selector switches SW $_j$ are realized by thin-film transistors (TFTs) formed on the liquid crystal panel substrate, for example, and as shown in FIG. 2C, TFTs serving as three analog switches are configured such that they are turned on and off by the first, second and third switching control signals Gr, Gg and Gb respectively. With this connection switching circuit **501** comprising the selector switches SW1, SW2, SW3, . . . , each of the output terminals TS $_j$ of the video signal line driving circuit **300** can be connected by time division to the three video signal lines L_{jr} , L_{jg} and L_{jb} in the corresponding video signal line group.

[0097] 1.4 Signal Line Driving Circuit

[0098] FIG. 3 is a block diagram showing the configuration of the video signal line driving circuit **300** according to

the present embodiment. The following is a detailed description of the video signal line driving circuit **300**, with reference to FIG. 3. It should be noted that ordinary liquid crystal display devices are AC driven in order to prevent deterioration of the liquid crystal as well as to sustain the display quality, but the configuration and operation for AC driving are not directly related to the present invention, so that further explanation thereof has been omitted.

[0099] The video signal line driving circuit **300** according to the present embodiment includes a shift register **31**, a sample-and-hold circuit **32**, a gradation voltage selection portion **33**, an output circuit **34**, and a gradation voltage generation circuit **36**. The shift register **31** has the same number of stages as there are output terminals TS $_j$ ($j=1, 2, 3, \dots$). The sample-and-hold circuit **32** outputs digital image signals d_1, d_2, d_3, \dots that are 6-bit signals and respectively correspond to the output terminals TS1, TS2, TS3, . . . The gradation voltage selection portion **33** is made of selection circuits **33 $_j$** corresponding to the output terminals TS $_j$. The output circuit **34** generates the driving video signals S_j that are to be outputted from the output terminals TS $_j$. The gradation voltage generation circuit **36** outputs a gradation voltage group V0 to V63 made of voltages that respectively correspond to the 64 gradation levels.

[0100] In the video signal line driving circuit **300** with this configuration, the start pulse signal SP and the clock signal CK are inputted into the shift register **31**, which transfers one pulse included in the start pulse signal SP successively from the input terminal to the output terminal in the first, the second and the third period of each horizontal scanning period, based on the signals SP and CK. In correspondence with this transfer, sampling pulses are inputted in order into the sample-and-hold circuit **32**.

[0101] The sample-and-hold circuit **32** samples and holds the digital image signals D_a from the display control circuit **200** at the timings of these sampling pulses, latches them with the latch strobe signal LS, and holds them for $\frac{1}{2}$ horizontal scanning period each. The held digital image signals D_a are outputted from the sample-and-hold circuit **32** as 6-bit internal image signals d_1, d_2, d_3 . These internal image signals d_1, d_2, d_3, \dots are respectively inputted into selection circuits **331, 332, 333, \dots** in the gradation voltage selection portion **33**. As mentioned above, the digital image signals D_a that are inputted from the display control circuit **200** are switched between the red image signal D_r , the green image signal D_g and the blue image signal D_b at every $\frac{1}{2}$ horizontal scanning period, in synchronization with the switching control signals Gr, Gg and Gb. In accordance with this switching, the values of the internal image signals d_1, d_2, d_3, \dots correspond to the R pixel values represented by the red image signal D_r in the first period, to the G pixel values represented by the green image signal D_g in the second period, and to the B pixel values represented by the blue image signal D_b in the third period.

[0102] Based on the two reference voltages V_H and V_L that are applied from a predetermined power source circuit (not shown in the drawings), the gradation voltage generation circuit **36** generates 64 voltages V0 to V63 that respectively correspond to the 64 gradation levels that can be expressed by the 6-bit digital image signals D_a , and outputs these voltages as the gradation voltage group V0 to V63. Based on the switching control signals Gr, Gg and Gb, the

voltages V0 to V63 constituting this gradation voltage group are varied somewhat in response to the switching of the driving periods of the video signal lines Ls (details are described below). The gradation voltage selection portion 33 is provided with 64 voltage bus lines that pass through all selection circuits 331, 332, 333, . . . , and the 64 voltages constituting the gradation voltage group V0 to V63 are respectively applied to the 64 voltage bus lines and transmitted to each of the selection circuits 331, 332, 333, . . .

[0103] Based on the internal image signals d_j inputted into the selection circuits 33j ($j=1, 2, 3, \dots$), each of the selection circuits 33j selects one voltage VS (wherein S is an integer of $0=S=63$) from the gradation voltage group V0 to V63 transmitted by the 64 voltage bus lines. As noted above, the values of the internal image signals d_j correspond to the R pixel values in the first period, to the G pixel values in the second period, and to the B pixel values in the third period of each horizontal scanning period. Consequently, each of the selection circuits 33j selects a voltage VS from the gradation voltage group V0 to V63 in accordance with the red image signals Dr indicating the R (red) gradation in the first period, in accordance with the green image signals Dg indicating the G (green) gradation in the second period, and in accordance with the blue image signals Db indicating the B (blue) gradation in the third period. The voltages VS selected by the selection circuits 33j in this manner are inputted into the output circuit 34.

[0104] The output circuit 34 performs an impedance conversion, for example with a voltage follower, of the voltages inputted from the selection circuits 33j, and outputs the converted voltages as the driving video signals Sj from the output terminals TSj. The outputted driving video signals Sj are inputted into the selector switches SWj of the liquid crystal panel as mentioned above, and applied via the selector switches SWj to the video signal lines Ljr, Ljg, or Ljb.

[0105] 1.5 Driving Method

[0106] Referring to FIGS. 2A and 4A to 4K, the following is a description of a method for driving the liquid crystal display device comprising the liquid crystal panel 500 and the video signal line driving circuit 300 configured as described above.

[0107] The references “rij,” “gij” and “bij” attached to the pixel formation portions Px in FIG. 2A indicate the pixel value (that is, the voltage value to be held by the pixel capacitance Cp) to be written into the pixel formation portion of the i-th row and the j-th column of the pixel formation matrix, “rij” corresponds to the value of the red image signal Dr, “gij” corresponds to the value of the green image signal Dg, and “bij” corresponds to the value of the blue image signal Db. Consequently, the pixel formation portions marked “rij” are R pixel formation portions, the pixel formation portions marked “gij” are G pixel formation portions, and the pixel formation portions marked “bij” are B pixel formation portions.

[0108] FIGS. 4A to 4K are timing charts illustrating the method for driving the liquid crystal display device comprising the liquid crystal panel 500 and the video signal line driving circuit 300 with the above configuration. As shown in FIGS. 4A to 4C, scanning signals G1, G2, G3, . . . that are successively at H level for one horizontal scanning

period (one scanning line selection period) each are applied to the scanning signal lines Lg of the liquid crystal panel 500. When an H level is applied by these scanning signals G1, G2, G3, . . . , the scanning signal lines Lg take on a selected (active) state, and the TFTs 10 of the pixel formation portions Px connected to the selected scanning signal lines Lg are turned on. On the other hand, when an L level is applied, the scanning signal lines Lg take on a non-selected (inactive) state, and the TFTs 10 of the pixel formation portions Px connected to the non-selected scanning signal lines Lg are turned off.

[0109] As shown in FIG. 4E, the first switching control signal Gr is at H level in the first period, which is the first $\frac{1}{3}$ of each horizontal scanning period (i.e. the period in which any of the horizontal scanning signals Gi ($i=1, 2, 3, \dots$) is at H level), and in this first period, the voltage signal (rij), which corresponds to the red image signal Dr, is outputted from the output terminals Tsj of the video signal line driving circuit as the driving video signal Sj ($j=1, 2, 3, \dots$), as shown in FIGS. 4H to 4J. As shown in FIG. 4F, the second switching control signal Gg is at H level in the second period, which is the second $\frac{1}{3}$ of each horizontal scanning period, and in this second period, the voltage signal (gij), which corresponds to the green image signal Dg, is outputted from the output terminals Tsj of the video signal line driving circuit as the driving video signal Sj, as shown in FIGS. 4H to 4J. As shown in FIG. 4G, the third switching control signal Gb is at H level in the third period, which is the last $\frac{1}{3}$ of each horizontal scanning period, and in this third period, the voltage signal (bij), which corresponds to the blue image signal Db, is outputted from the output terminals Tsj of the video signal line driving circuit as the driving video signal Sj, as shown in FIGS. 4H to 4J.

[0110] As mentioned above, each of the selector switches SWj ($j=1, 2, 3, \dots$) connect the corresponding output terminal TSj of the video signal line driving circuit to the R video signal line Ljr in the first period, to the G video signal line Ljg in the second period, and to the B video signal line Ljb in the third period of the horizontal scanning period. Thus, the video signal lines Ls (Ljr, Ljg, and Ljb) of the liquid crystal panel 500 are driven by time division.

[0111] On the other hand, the gradation voltage generation circuit 36 changes the voltages V0 to V63 constituting the gradation voltage group in accordance with the first, second and third switching control signals Gr, Gg and Gb. As shown in FIG. 9, the gradation level—brightness curve (gradation reproducibility) differs somewhat for the three colors R (red), G (green) and B (blue), so that if the voltages V0 to V63 constituting the gradation voltage group are fixed values as in the related art, then a favorable color balance cannot be maintained across the entire brightness range, and a high degree of color reproducibility cannot be attained for the color image display. Addressing this problem, in the present embodiment, the voltages V0 to V63 of the gradation voltage group are switched for the first, the second and the third period in accordance with the differences of the respective gradation reproducibilities of the three colors, and thus the same brightness is attained for the same gradation level (i.e. the same value of the image signals Dr, Dg and Db), regardless whether the pixel formation portion is an R pixel formation portion, a G pixel formation portion or a B pixel formation portion. That is to say, three gradation voltage groups V0r to V63r, V0g to V63g and V0b to V63b

are set in advance for R, G and B, respectively, and as shown in FIG. 4K, the gradation voltage generation circuit 36 is configured (as described in more detail below) such that the gradation voltage group V0r to V63r adapted to the gradation reproducibility at the R pixel formation portions is outputted as the gradation voltage group V0 to V63 in the first period of each horizontal scanning period, the gradation voltage group V0g to V63g adapted to the gradation reproducibility at the G pixel formation portions is outputted as the gradation voltage group V0 to V63 in the second period of each horizontal scanning period, and the gradation voltage group V0b to V63b adapted to the gradation reproducibility at the B pixel formation portions is outputted as the gradation voltage group V0 to V63 in the third period of each horizontal scanning period,

[0112] With this operation of the various portions, the voltages selected at each output terminal TSj in accordance with the red image signal Dr from the gradation voltage group V0r to V63r set for R (red) are outputted as the driving video signals Sj, and supplied via the selector switches SWj and the R video signal lines Ljr of the liquid crystal panel 500 to the R pixel formation portions in the first period of each horizontal scanning period. Similarly, the voltages selected at each output terminal TSj in accordance with the green image signal Dg from the gradation voltage group V0g to V63g set for G (green) are outputted as the driving video signals Sj, and supplied via the selector switches SWj and the G video signal lines Ljg to the G pixel formation portions in the second period of each horizontal scanning period. And the voltages selected at each output terminal TSj in accordance with the blue image signal Db from the gradation voltage group V0b to V63b set for B (blue) are outputted as the driving video signals Sj, and supplied via the selector switches SWj and the B video signal lines Ljb to the B pixel formation portions in the third period of each horizontal scanning period. Thus, voltages selected from the gradation voltage groups that differ for R pixel formation portions, G pixel formation portions and B pixel formation portions are supplied to the pixel formation portions as the driving video signals, so that a color image display with a high degree of color reproducibility is possible with the liquid crystal panel.

[0113] 1.6 Configuration of Gradation Voltage Generation Circuit

[0114] The following is a description of configurations of the gradation voltage generation circuit 36 according to the present embodiment.

[0115] 1.6.1 First Configuration Example

[0116] FIG. 5 is a circuit diagram showing a first configuration example of the gradation voltage generation circuit 36 of the present embodiment. In this configuration example, the gradation voltage generation circuit 36 includes first, second and third voltage divider circuits 36r, 36g and 36b, and a selector circuit made of 64 selectors SEL0 to SEL63. A first reference voltage VH is applied from the outside to one side of each of the voltage divider circuits 36r, 36g and 36b and a second reference voltage VL is applied from the outside to the other side of each of the voltage divider circuits 36r, 36g and 36b. The voltage divider circuits 36r, 36g and 36b are made of resistor series, in which a plurality of resistors have been connected in series. The first voltage divider circuit 36r generates a preset gradation voltage group V0r to V63r for R (red), the second

voltage divider circuit 36g generates a preset gradation voltage group V0g to V63g for G (green), and the third voltage divider circuit 36b generates a preset gradation voltage group V0b to V63b for B (blue). Three voltages Vkr, Vkg and Vkb corresponding to the same gradation level in the three gradation voltage groups V0r to V63r, V0g to V63g and V0b to V63b and the switching control signals Gr, Gg and G are inputted into the selectors SELk (k=0 to 63), and the selectors SELk respectively select Vkr when the first switching control signal Gr is at H level, Vkg when the second switching control signal Gg is at H level, and Vkb when the third switching control signal Gb is at H level. Thus, the 64 voltages selected by the 64 selectors SEL0 to SEL63 are outputted from the gradation voltage generation circuit 36 as the gradation voltage group V0 to V63, and are respectively applied to the 64 voltage bus lines passing through the selection circuits 331, 332, 333, . . .

[0117] With this configuration, the voltages constituting the outputted gradation voltage group V0 to V63 are switched in response to the switching between the first period, the second period and the third period, based on the switching control signals Gr, Gg and Gb, that is, the switching of the driving period. Thus, as shown in FIG. 4K, in the first period in which the R video signal lines Ljr are driven, the gradation voltage group V0r to V63r adapted to the gradation reproducibility of the R pixel formation portions is outputted, in the second period in which the G video signal lines Ljg are driven, the gradation voltage group V0g to V63g adapted to the gradation reproducibility of the G pixel formation portions is outputted, and in the third period in which the B video signal lines Ljb are driven, the gradation voltage group V0b to V63b adapted to the gradation reproducibility of the B pixel formation portions is outputted.

[0118] 1.6.2 Second Configuration Example

[0119] FIG. 6 is a circuit diagram showing a second configuration of the gradation voltage generation circuit 36 according to the present embodiment. In this configuration example, the gradation voltage generation circuit 36 includes one voltage divider circuit 360, a first variable resistor circuit 361, and a second variable resistor circuit 362. The voltage divider circuit 360 is made of a resistor series in which a plurality of resistors are connected in series, in order to generate a gradation voltage group V0 to V63 made of 64 voltages. The first variable resistor circuit 361 is connected to one side of this voltage divider circuit 360, and the second variable resistor circuit 362 is connected to the other side of this voltage divider circuit 360.

[0120] The first variable resistor circuit 361 is made of a first R adjustment resistor Rr1, which is a resistor having a predetermined resistance for R (red), a first G adjustment resistor Rg1, which is a resistor having a predetermined resistance for G (green), a first B adjustment resistor Rb1, which is a resistor having a predetermined resistance for B (blue), and a first adjustment resistor selector switch SWR1. One side of the first R, G and B adjustment resistors Rr1, Rg1 and Rb1 is connected to a power source line of a first reference voltage VH, and the other side is connected to the first adjustment resistor selector switch SWR1. The first adjustment resistor selector switch SWR1 connects one side of the voltage divider circuit 360 to the first R adjustment resistor Rr1, G adjustment resistor Rg1 or B adjustment resistor Rb1, and switches the resistor connected to the

voltage divider circuit **360** in accordance with the switching control signal Gr, Gg and Gb. That is to say, the first R adjustment resistor Rr1 is connected to the one side of the voltage divider circuit **360** during the first period, the first G adjustment resistor Rg1 is connected to the one side of the voltage divider circuit **360** during the second period, and the first B adjustment resistor Rb1 is connected to the one side of the voltage divider circuit **360** during the third period of each horizontal scanning period.

[0121] The second variable resistor circuit **362** is made of a second R adjustment resistor Rr2, which is a resistor having a predetermined resistance for R (red), a second G adjustment resistor Rg2, which is a resistor having a predetermined resistance for G (green), a second B adjustment resistor Rb2, which is a resistor having a predetermined resistance for B (blue), and a second adjustment resistor selector switch SWR2. One side of the second R, G and B adjustment resistors Rr2, Rg2 and Rb2 is connected to a power source line of a second reference voltage VL, and the other side is connected to the second adjustment resistor selector switch SWR2. The second adjustment resistor selector switch SWR2 connects the other side of the voltage divider circuit **360** to the second R adjustment resistor Rr2, G adjustment resistor Rg2 or B adjustment resistor Rb2, and switches the resistor connected to the other side of the voltage divider circuit **360** in accordance with the switching control signal Gr, Gg and Gb. That is to say, the second R adjustment resistor Rr2 is connected to the other side of the voltage divider circuit **360** during the first period, the second G adjustment resistor Rg2 is connected to the other side of the voltage divider circuit **360** during the second period, and the second B adjustment resistor Rb2 is connected to the other side of the voltage divider circuit **360** during the third period of each horizontal scanning period.

[0122] With this configuration, in response to the switching between the first period, the second period and the third period, based on the switching control signals Gr, Gg and Gb, the resistance between the two terminals of the first variable resistor circuit **361** is switched between the resistances of the first R, G and B adjustment resistors Rr1, Rg1 and Rb1, and the resistance between the two terminals of the second variable resistor circuit **362** is switched between the resistances of the second R, G and B adjustment resistors Rr2, Rg2 and Rb2. Consequently, by appropriately setting the resistances of the first R, G and B adjustment resistors Rr1, Rg1 and Rb1 and the resistances of the second R, G and B adjustment resistors Rr2, Rg2 and Rb2, in the first period, in which the R video signal lines Ljr are driven, the 64 voltages V0r to V63r adapted to the gradation reproducibility of the R pixel formation portions are outputted as the gradation voltage group V0 to V63, in the second period, in which the G video signal lines Ljg are driven, the 64 voltages V0g to V63g adapted to the gradation reproducibility of the G pixel formation portions are outputted as the gradation voltage group V0 to V63, and in the third period, in which the B video signal lines Ljb are driven, the 64 voltages V0b to V63b adapted to the gradation reproducibility of the B pixel formation portions are outputted as the gradation voltage group V0 to V63. Moreover, in this configuration example, there is only one voltage divider circuit, so that compared to the first configuration example shown in FIG. 5, the scale of the gradation voltage generation circuit can be made smaller.

[0123] It should be noted that the first and the second variable resistor circuits **361** and **362** in this configuration example are not limited to the configuration shown in FIG. 6, and other configurations are possible in which the first and the second variable resistor circuits **361** and **362** operate as variable resistors whose resistance is switched in accordance with the switching control signals Gr, Gg and Gb.

[0124] 1.6.3 Other Configuration Examples

[0125] In the first and second configuration examples, the voltages V0 to V63 constituting the outputted gradation voltage group are changed depending on whether it is the first period, the second period or the third period, based on the switching control signals Gr, Gg and Gb, but it is also possible to change only one or some of the voltages V0 to V63 constituting the outputted gradation voltage group based on the switching control signals Gr, Gg and Gb. For example, as shown in FIG. 7, it is possible that, of the voltages V0 to V63 constituting the gradation voltage group to be outputted from the gradation voltage generation circuit **36**, only the voltage V0, which corresponds to one gradation level, is switched between the three voltages V0r, V0g and V0b at the selector SEL0, based on the switching control signals Gr, Gg and Gb.

[0126] Moreover, in the first and second configuration example, the voltages V0 to V63 constituting the gradation voltage group to be outputted are changed in accordance with the switching control signals Gr, Gg and Gb by switching resistors or resistor series (voltage divider circuits) that are used to generate the voltages V0 to V63, but instead of or in addition to this configuration, it is also possible to change the voltages V0 to V63 constituting the gradation voltage group to be outputted from the gradation voltage generation circuit **36** by providing a circuit for applying a predetermined voltage from the outside to a predetermined position in the voltage divider circuits, and controlling this voltage application with the switching control signals Gr, Gg and Gb. For example, as shown in FIG. 8, a voltage selector switch SWV may be provided, to which two voltages Vt1 and Vt2 are supplied from the outside, and the voltage selector switch SWV may be connected to a predetermined position of the voltage divider circuit **360**. This voltage selector switch SWV is configured such that, based on the switching control signals Gr, Gg, and Gb, the respective power source lines of voltages Vt1 and Vt2 are connected to the predetermined position of the voltage divider circuit **360** such that the voltage Vt1 is applied to the predetermined position of the voltage divider circuit **360** during the first period, the voltage Vt2 is applied during the third period, and neither of the voltages Vt1 and Vt2 are applied during the second period of the horizontal scanning period. Moreover, the gradation voltage generation circuit **36** may also be realized as a circuit combining a configuration for controlling the voltage application to the predetermined position of the voltage divider circuit and a configuration for switching resistors or resistor series as in the first or second configuration example.

[0127] Moreover, the configuration of the gradation voltage generation circuit **36** is not limited to the configuration examples shown in FIGS. 5 to 8 and is not limited to the combinations thereof, and the gradation voltage generation circuit **36** may also be configured such that all or a portion of the voltages V0 to V63 constituting the gradation voltage

group to be outputted are changed in accordance with the switching control signals Gr, Gg and Gb, such that a gradation voltage group is outputted that is adapted to the first period, in which the R video signal lines L_{jr} are driven, the second period, in which the G video signal lines L_{lg} are driven, and the third period, in which the B video signal lines L_{lb} are driven. The specific configuration can be selected in consideration of such factors, for example, as the degree of freedom to change the voltages constituting the gradation voltage group to be outputted and the circuit scale of the gradation voltage generation circuit.

[0128] 1.7 Advantageous Effect

[0129] With the present embodiment as described above, the video signal lines are driven by time division, based on the switching control signals Gr, Gg and Gb, so that each horizontal scanning period is divided into a first period in which the R video signal lines L_{jr} are driven and the pixel values are written into the R pixel formation portions, a second period in which the G video signal lines L_{lg} are driven and the pixel values are written into the G pixel formation portions, and a third period in which the B video signal lines L_{lb} are driven and the pixel values are written into the B pixel formation portions. Taking advantage of this, a gradation voltage group corresponding to the respective gradation reproducibility of the R pixel formation portions, the G pixel formation portions and the B pixel formation portions is supplied to each of the selection circuits 33_j (j=1, 2, 3, . . .) without increasing the number of voltage bus lines for transmitting the gradation voltage group, by changing the voltages V0 to V63 (or at least a portion thereof) constituting the gradation voltage group outputted from the gradation voltage generation circuit 36, based on the switching control signals Gr, Gg, and Gb, and the driving video signals S_j are generated using this gradation voltage group. Thus, the liquid crystal panel 500 displays a color image based on a gradation voltage group that has been corrected in accordance with the differences in gradation reproducibility of the three colors R, G and B. Consequently, color image display with a high degree of color reproducibility becomes possible, while avoiding an increase in the chip surface area of the IC for the video signal line driving circuit, due to the providing of voltage bus lines for transmitting the gradation voltage group in the present embodiment.

[0130] 2. Other Embodiments and Modification Examples

[0131] In the foregoing embodiment, each horizontal scanning period is divided into a first, a second and a third period, and the R video signal lines L_{jr} connected to the R pixel formation portions, the G video signal lines L_{lg} connected to the G pixel formation portions and the B video signal lines L_{lb} connected to the B pixel formation portions of the liquid crystal panel 500 are driven by time division, based on the switching control signals Gr, Gg and Gb. However, the present invention is not limited to such display device driving circuits, and the present invention can also be applied to display device driving circuits which are for displaying color images based on three image signals representing the gradations of a first, a second and a third color constituting three primary colors, and which output driving signals subjected to time division based on these three image signals, that is, driving circuits that divide a driving period into a period in which driving signals based on image signals representing the gradation of a first color are outputted, a period in which driving signals based on image signals representing the gradation of a second color are outputted,

and a period in which driving signals based on image signals representing the gradation of a third color are outputted. For example, the present invention can also be applied to driving circuits of liquid crystal display devices based on sequential color illumination, that is, liquid crystal display devices in which each frame is divided into three sub-frame periods, namely an R sub-frame, a G sub-frame and a B sub-frame, and the driving signal based on the image signal representing the gradation of red is outputted in the R sub-frame, the driving signal based on the image signal representing the gradation of green is outputted in the G sub-frame, and the driving signal based on the image signal representing the gradation of blue is outputted in the B sub-frame. In this case, similar effects as with the foregoing embodiment can be attained if a portion or all of the voltages constituting the gradation voltage group are changed in accordance with the gradation reproducibility of R (red) in the R sub-frame, changed in accordance with the gradation reproducibility of G (green) in the G sub-frame, and changed in accordance with the gradation reproducibility of B (blue) in the B sub-frame.

[0132] It should be noted that in the foregoing embodiment, the connection switching circuit 501 made of the selector switches SW_j (j=1, 2, . . .) for time division driving of the video signal lines is formed within the liquid crystal panel 500, but instead, for example, it is also possible to provide a connection switching circuit 501 made of the selector switches SW_j (j=1, 2, . . .) within an IC chip realizing the video signal line driving circuit 300.

[0133] Moreover, in the foregoing embodiment, the three primary colors for color image display were assumed to be red (R), green (G) and blue (B), but it is also possible to chose three other primary colors, as long as they are three primary colors with which the necessary color range for color image display can be attained.

[0134] While the invention has been described in detail, the foregoing description is in all aspects illustrative and not restrictive. It is understood that numerous other modifications and variations can be devised without departing from the scope of the invention.

What is claimed is:

1. A color image display driving circuit for generating a plurality of voltage signals to be applied to a plurality of pixel formation portions, based on input signals including a first, a second and a third color image signal that respectively represent gradations of a first, a second and a third color constituting three primary colors, the driving circuit comprising:

- a gradation voltage generation circuit for outputting a gradation voltage group made of a plurality of voltages that represent different gradations;
- a plurality of selection circuits, each selection circuit being for selecting one of the plurality of voltages in the gradation voltage group in accordance with the input signals; and
- an output circuit for outputting the plurality of voltages selected by the plurality of selection circuits respectively as the plurality of voltage signals;

wherein the plurality of selection circuits successively switch between a first period in which the voltage is selected in accordance with the first color image signal, a second period in which the voltage is selected in

accordance with the second color image signal, and a third period in which the voltage is selected in accordance with the third color image signal; and

wherein the gradation voltage generation circuit changes a portion of or all voltages constituting the gradation voltage group in response to the switching between the first period, the second period and the third period, and in accordance with the differences between the first color, the second color and the third color in gradation reproducibility of the plurality of pixel formation portions.

2. The driving circuit according to claim 1,

wherein the gradation voltage generation circuit comprises:

a first voltage divider circuit for generating a plurality of voltages representing the different gradations of the first color;

a second voltage divider circuit for generating a plurality of voltages representing the different gradations of the second color;

a third voltage divider circuit for generating a plurality of voltages representing the different gradations of the third color; and

a selector circuit for selecting the plurality of voltages generated by the first voltage divider circuit in the first period, the plurality of voltages generated by the second voltage divider circuit in the second period, and the plurality of voltages generated by the third voltage divider circuit in the third period;

wherein the plurality of voltages selected by the selector circuit are outputted as the gradation voltage group.

3. The driving circuit according to claim 1,

wherein the gradation voltage generation circuit comprises:

a voltage divider circuit for generating a plurality of voltages;

a first variable resistor circuit connected to one side of the voltage divider circuit; and

a second variable resistor circuit connected to the other side of the voltage divider circuit;

wherein the first variable resistor circuit comprises a first selector switch for switching the resistance of the first variable resistor circuit such that the resistance of the first variable resistor circuit takes on a preset first value corresponding to the first color in the first period, a preset second value corresponding to the second color in the second period, and a preset third value corresponding to the third color in the third period;

wherein the second variable resistor circuit comprises a second selector switch for switching the resistance of the second variable resistor circuit such that the resistance of the second variable resistor circuit takes on a preset fourth value corresponding to the first color in the first period, a preset fifth value corresponding to the second color in the second period, and a preset sixth value corresponding to the third color in the third period; and

wherein the gradation voltage generation circuit outputs the plurality of voltages generated by the voltage divider circuit as the gradation voltage group.

4. A display device comprising:

a color image display driving circuit for generating a plurality of voltage signals to be applied to a plurality of pixel formation portions, based on input signals including a first, a second and a third color image signal that respectively represent gradations of a first, a second and a third color constituting three primary colors;

a gradation voltage generation circuit for outputting a gradation voltage group made of a plurality of voltages that represent different gradations;

a plurality of selection circuits, each selection circuit being for selecting one of the plurality of voltages in the gradation voltage group in accordance with the input signals; and

an output circuit for outputting the plurality of voltages selected by the plurality of selection circuits respectively as the plurality of voltage signals;

wherein the plurality of selection circuits successively switch between a first period in which the voltage is selected in accordance with the first color image signal, a second period in which the voltage is selected in accordance with the second color image signal, and a third period in which the voltage is selected in accordance with the third color image signal; and

wherein the gradation voltage generation circuit changes a portion of or all voltages constituting the gradation voltage group in response to the switching between the first period, the second period and the third period, and in accordance with the differences between the first color, the second color and the third color in gradation reproducibility of the plurality of pixel formation portions.

5. The display device according to claim 4,

wherein the gradation voltage generation circuit comprises:

a first voltage divider circuit for generating a plurality of voltages representing the different gradations of the first color;

a second voltage divider circuit for generating a plurality of voltages representing the different gradations of the second color;

a third voltage divider circuit for generating a plurality of voltages representing the different gradations of the third color; and

a selector circuit for selecting the plurality of voltages generated by the first voltage divider circuit in the first period, the plurality of voltages generated by the second voltage divider circuit in the second period, and the plurality of voltages generated by the third voltage divider circuit in the third period;

wherein the plurality of voltages selected by the selector circuit are outputted as the gradation voltage group.

6. The display device according to claim 4,

wherein the gradation voltage generation circuit comprises:

- a voltage divider circuit for generating a plurality of voltages;
 - a first variable resistor circuit connected to one side of the voltage divider circuit; and
 - a second variable resistor circuit connected to the other side of the voltage divider circuit;
- wherein the first variable resistor circuit comprises a first selector switch for switching the resistance of the first variable resistor circuit such that the resistance of the first variable resistor circuit takes on a preset first value corresponding to the first color in the first period, a preset second value corresponding to the second color in the second period, and a preset third value corresponding to the third color in the third period;
- wherein the second variable resistor circuit comprises a second selector switch for switching the resistance of the second variable resistor circuit such that the resistance of the second variable resistor circuit takes on a preset fourth value corresponding to the first color in the first period, a preset fifth value corresponding to the second color in the second period, and a preset sixth value corresponding to the third color in the third period; and
- wherein the gradation voltage generation circuit outputs the plurality of voltages generated by the voltage divider circuit as the gradation voltage group.
- 7.** The display device according to claim 4, further comprising:
- a plurality of video signal lines for transmitting the plurality of voltage signals to the plurality of pixel formation portions; and
 - a connection switching circuit for connecting the output circuit and the plurality of video signal lines such that each of the plurality of voltage signals is applied to one of the plurality of video signal lines, and for switching the video signal lines to which the voltage signals are applied within predetermined video signal line groups;
- wherein the output circuit comprises a plurality of output terminals respectively corresponding to a plurality of video signal lines groups obtained by grouping the plurality of video signal lines into a plurality of groups of three video signal lines made of video signal lines for a first, a second and a third color for respectively transmitting voltage signals to the pixel formation portions of a first, second and third color in the plurality of pixel formation portions; and
- wherein the connection switching circuit connects each output terminal of the output circuit to the video signal line for the first color of the three corresponding video signal lines in the first period, connects each output terminal of the output circuit to the video signal line for the second color of the three corresponding video signal lines in the second period, and connects each output terminal of the output circuit to the video signal line for the third color of the three corresponding video signal lines in the third period.
- 8.** The display device according to claim 7, further comprising:
- a plurality of scanning signal lines intersecting with the plurality of video signal lines; and
- a scanning signal line driving circuit for selectively driving the plurality of scanning signal lines;
- wherein the plurality of pixel formation portions are arranged in a matrix, in correspondence with the intersections between the plurality of video signal lines and the plurality of scanning signal lines;
- wherein each of the pixel formation portions comprises:
- a switching element that is turned on and off by a scanning signal line passing through the corresponding intersection;
 - a pixel electrode that is connected via the switching element to the video signal line passing through the corresponding intersection; and
 - a common electrode that is shared by the plurality of pixel formation portions, and that is arranged such that a predetermined capacitance is formed between that common electrode and the pixel electrode;
- wherein the plurality of selection circuits switch between the first period, the second period and the third period, such that a period from a time at which one scanning signal line is selected by the scanning signal line driving circuit to a time when the next scanning signal line is selected is divided into the first, the second and the third period.
- 9.** A color image display driving method generating a plurality of voltage signals to be applied to a plurality of pixel formation portions, based on input signals including a first, a second and a third color image signal that respectively represent gradations of a first, a second and a third color constituting three primary colors, the driving method comprising:
- a gradation voltage generation step of outputting a gradation voltage group made of a plurality of voltages that represent different gradations;
 - selection steps of selecting one of the plurality of voltages in the gradation voltage group in accordance with the input signals; and
 - an output step of outputting the plurality of voltages selected by executing the selection steps in parallel as the plurality of voltage signals;
- wherein, in the selection steps, successive switches are made between a first period in which the voltage is selected in accordance with the first color image signal, a second period in which the voltage is selected in accordance with the second color image signal, and a third period in which the voltage is selected in accordance with the third color image signal; and
- wherein, in the gradation voltage generation step, a portion of or all voltages constituting the gradation voltage group is/are changed in response to the switching between the first period, the second period and the third period, and in accordance with the differences between the first color, the second color and the third color in gradation reproducibility of the plurality of pixel formation portions.
- 10.** The driving method according to claim 9,
- wherein the gradation voltage generation step comprises:
- a first voltage dividing step of generating a plurality of voltages representing the different gradations of the first color;

a second voltage dividing step of generating a plurality of voltages representing the different gradations of the second color;

a third voltage dividing step of generating a plurality of voltages representing the different gradations of the third color; and

a selecting step of selecting the plurality of voltages generated by the first voltage dividing step in the first period, the plurality of voltages generated by the second voltage dividing step in the second period, and the plurality of voltages generated by the third voltage dividing step in the third period;

wherein, in the gradation voltage generation step, the plurality of voltages selected by the selecting step are outputted as the gradation voltage group.

11. The driving method according to claim 9,

wherein the gradation voltage generation step comprises:

a first switching step of switching a resistance of a first variable resistor connected to one side of a voltage divider circuit; and

a second switching step of switching a resistance of a second variable resistor connected to the other side of the voltage divider circuit;

wherein, in the first switching step, the resistance of the first variable resistor is switched such that the resistance of the first variable resistor takes on a preset first value corresponding to the first color in the first period, a preset second value corresponding to the second color in the second period, and a preset third value corresponding to the third color in the third period;

wherein, in the second switching step, the resistance of the second variable resistor is switched such that the resistance of the second variable resistor takes on a preset fourth value corresponding to the first color in the first period, a preset fifth value corresponding to the second color in the second period, and a preset sixth value corresponding to the third color in the third period; and

wherein, in the gradation voltage generation step, the plurality of voltages generated by the voltage divider circuit are outputted as the gradation voltage group.

* * * * *

专利名称(译)	用于彩色图像显示器的驱动电路和具有该驱动电路的显示装置		
公开(公告)号	US20040212632A1	公开(公告)日	2004-10-28
申请号	US10/819274	申请日	2004-04-07
[标]申请(专利权)人(译)	夏普株式会社		
申请(专利权)人(译)	夏普株式会社		
当前申请(专利权)人(译)	夏普株式会社		
[标]发明人	INADA KEN NAKANO TAKETOSHI YANAGI TOSHIHIRO		
发明人	INADA, KEN NAKANO, TAKETOSHI YANAGI, TOSHIHIRO		
IPC分类号	G02F1/133 G09G3/20 G09G3/36 G09G5/10		
CPC分类号	G09G3/3688 G09G2320/0673 G09G2320/0242 G09G2310/0297 D03D1/0017 E06B9/307 E06B9/386		
优先权	2003119397 2003-04-24 JP		
其他公开文献	US7411596		
外部链接	Espacenet USPTO		

摘要(译)

在用于通过基于开关控制信号的时分驱动液晶显示装置的视频信号线的视频信号线驱动电路中使用的灰度电压产生电路中，第一可变电阻器电路连接在分压器电路的一个端子之间。产生用于提供高电平电压的灰度电压组和电源线，并且第二可变电阻器电路连接在分压器电路的另一端和用于提供低电平电压的电源线之间。基于开关控制信号切换可变电阻器电路的电阻。因此，在分别连接到R，G和B像素形成部分的视频信号线被驱动的时段中，分别输出适合于R，G和B的灰度再现性的灰度电压。

