



US 20090251655A1

(19) **United States**(12) **Patent Application Publication**
Ono(10) **Pub. No.: US 2009/0251655 A1**(43) **Pub. Date: Oct. 8, 2009**

(54) **LCD DEVICE HAVING COUNTER VOLTAGE SIGNAL LINE BETWEEN AND PARALLEL WITH PAIRS OF GATE SIGNAL LINES FORMED OVER COUNTER ELECTRODE WITH CONDUCTIVE LAYER FORMED OF AN EXTENDING PORTION THEREOF AT BOUNDARY PORTION OF ADJACENT PIXELS**

(75) Inventor: **Kikuo Ono, Mobara (JP)**

Correspondence Address:

Stanley P. Fisher

Reed Smith LLP

Suite 1400, 3110 Fairview Park Drive

Falls Church, VA 22042-4503 (US)

(73) Assignee: **Hitachi Displays, Ltd.**

(21) Appl. No.: **12/457,326**

(22) Filed: **Jun. 8, 2009**

Related U.S. Application Data

(63) Continuation of application No. 11/107,865, filed on Apr. 18, 2005, now Pat. No. 7,561,235.

(30) **Foreign Application Priority Data**

Apr. 20, 2004 (JP) 2004-123987


Publication Classification

(51) **Int. Cl.**
G02F 1/1343 (2006.01)

(52) **U.S. Cl.** **349/141; 349/144**

(57) **ABSTRACT**

The present invention provides a liquid crystal display device which can enhance a numerical aperture of pixels. A liquid crystal display device includes pixels which are arranged close to each other without having a signal line in a boundary on a substrate, and a counter electrode, an insulation layer and a pixel electrode which generates an electric field between the pixel electrode and the counter electrode which are sequentially stacked in each pixel. The pixel electrode is constituted of a plurality of electrodes which are arranged in parallel in a state that the electrodes are overlapped to the counter electrode and include portions which are arranged close to the pixel electrode of another neighboring pixel. A conductive layer is provided between a boundary portion of the pixels arranged close to each other and between a layer on which the pixel electrode is formed and the substrate. Further the conductive layer is electrically connected with the counter electrode and a height of a surface of the conductive layer from the substrate is set higher than a height of a surface of the counter electrode from the substrate.






FIG. 2




FIG. 3






FIG. 4









FIG. 9






FIG. 11




FIG. 12




FIG. 13





FIG. 14



**LCD DEVICE HAVING COUNTER VOLTAGE
SIGNAL LINE BETWEEN AND PARALLEL
WITH PAIRS OF GATE SIGNAL LINES
FORMED OVER COUNTER ELECTRODE
WITH CONDUCTIVE LAYER FORMED OF
AN EXTENDING PORTION THEREOF AT
BOUNDARY PORTION OF ADJACENT
PIXELS**

**CROSS-REFERENCE TO RELATED
APPLICATIONS**

[0001] This application is a Continuation application of U.S. application Ser. No. 11/107,865 filed Apr. 18, 2005. Priority is claimed based on U.S. application Ser. No. 111/107,865 filed Apr. 18, 2005, which claims the priority to Japanese Patent Application No. 2004-123987 filed on Apr. 20, 2004, all of which is incorporated herein by reference.

BACKGROUND OF THE INVENTION

[0002] The present invention relates to a liquid crystal display device, and more particularly to a liquid crystal display device which improves the pixel constitution thereof.

[0003] A so-called active-matrix-type liquid crystal display device is configured such that a pair of substrates are arranged to face each other in an opposed manner with liquid crystal therebetween, gate signal lines which are arranged in parallel and drain signal lines which are arranged in parallel in a state that the respective drain signal lines intersect the respective gate signal lines are mounted on a liquid-crystal-side surface of one of the respective substrates, and respective regions which are surrounded by the gate signal lines and the drain signal lines constitute the pixel regions.

[0004] That is, the liquid crystal display device is configured such that through a switching element which is turned on in response to a signal from one gate signal line out of the signal lines which surround a pixel, a signal from one drain signal line is supplied to a pixel electrode.

[0005] In view of the above-mentioned constitution, to focus an attention on two pixels which are arranged close to each other along the gate signal line, for example, a drain signal line runs between these gate signal lines (U.S. Pat. No. 5,760,856 (literature 1)).

[0006] However, to enhance the so-called numerical aperture of the pixel, there has been known the constitution in which on both sides of a region which is occupied by two pixels, respective drain signal lines which supply a signal to the respective pixels are arranged and the drain signal line is not arranged between the respective pixels (Japanese Patent Laid-open Hei09-80472 (literature 2)).

BRIEF SUMMARY OF THE INVENTION

[0007] However, with respect to the pixels having the above-mentioned constitution, the pixel electrodes are usually formed on the substrate side on which the respective signal lines are formed and hence, it is indispensable that the pixel electrodes of the above-mentioned two pixels have to be arranged also close to each other.

[0008] In this case, a following phenomenon has been found out. That is, in the constitution which sequentially laminates a counter electrode, an insulation film and a pixel electrode which generate an electric field between the pixel electrodes, when the counter electrode is formed in a state that the counter electrode strides over two pixel regions and sub-

stantially covers the whole region of these two pixel regions, and pixel electrodes of respective pixel regions are extended in one direction thus forming the pixel electrodes as a plurality of electrodes which are arranged in the direction which extends and intersects the above-mentioned one direction, a sufficient brightness level difference cannot be obtained in a boundary portion of the above-mentioned two pixel regions.

[0009] From the above-phenomenon, it has been also found out that there exists a limit with respect to the close arrangement of the above-mentioned pixel electrodes of two respective pixels and this hampers the acquisition of the sufficient numerical aperture.

[0010] The invention has been made under such circumstances and it is an object of the invention to provide a liquid crystal display device which can enhance a numerical aperture of pixels.

[0011] To briefly explain the summary of representative inventions among the inventions disclosed in this specification, they are as follows.

(1)

[0012] A liquid crystal display device according to the invention is, for example, characterized in that the liquid crystal display device includes pixels which are arranged close to each other without having a signal line in a boundary on a substrate,

[0013] in each pixel, a counter electrode, an insulation layer and a pixel electrode which generates an electric field between the pixel electrode and the counter electrode are sequentially stacked, and

[0014] the pixel electrode is constituted of a plurality of electrodes which are arranged in parallel in a state that the pixel electrodes are overlapped to the counter electrode and include portions which are arranged close to the pixel electrode of another pixel which is arranged close to the pixel,

[0015] a conductive layer is provided in a boundary portion of the pixels arranged close to each other and between a layer on which the pixel electrode is formed and the substrate, and

[0016] the conductive layer is electrically connected with the counter electrode and a height of a surface of the conductive layer from the substrate is set higher than a height of a surface of the counter electrode from the substrate.

(2)

[0017] The liquid crystal display device according to the invention is, for example, on the premise of the constitution shown in the constitution (1), characterized in that a counter voltage signal line which is formed in a state that the counter voltage signal line traverses the respective pixels is formed over the counter electrode in a state that the counter voltage signal line is brought into direct contact with the counter electrode, and the conductive layer is formed of an extending portion of the counter voltage signal line.

(3)

[0018] The liquid crystal display device according to the invention is, for example, on the premise of the constitution shown in the constitution (1), characterized in that a black matrix is formed over a liquid-crystal-side surface of another substrate which is arranged to face the substrate in an opposed manner with liquid crystal therebetween, wherein the black matrix is formed in a state that the black matrix surrounds the respective pixels without defining boundaries around the respective pixels.

(4)

[0019] The liquid crystal display device according to the invention is, for example, on the premise of the constitution

shown in the constitution (1), characterized in that the pixel electrode of each pixel has a comb-teeth-shaped pattern in which the pixel electrode includes a plurality of electrodes which extend in the direction which intersects boundaries of the respective pixels and are arranged in parallel in the direction which intersects the direction, and the pixel electrodes are connected with each other on a side opposite to the boundaries of the respective pixels.

(5)

[0020] The liquid crystal display device according to the invention is, for example, on the premise of the constitution shown in the constitution (1), characterized in that the counter electrode and the pixel electrode are formed of a light-transmitting conductive film.

(6)

[0021] The liquid crystal display device according to the invention is, for example, on the premise of the constitution shown in the constitution (1), characterized in that two pixels which are arranged close to each other are provided to a region which is surrounded by a pair of drain signal lines and a pair of gate signal lines.

(7)

[0022] The liquid crystal display device according to the invention is, for example, on the premise of the constitution shown in the constitution (6), characterized in that a counter voltage signal line is provided between a pair of gate signal lines and in parallel with the gate signal lines, the counter voltage signal line is formed over the counter electrode, and the conductive layer is formed of an extending portion of the counter voltage signal line.

(8)

[0023] The liquid crystal display device according to the invention is, for example, on the premise of the constitution shown in the constitution (1), characterized in that four pixels which are arranged close to each other are provided to a region which is surrounded by a pair of drain signal lines and a pair of gate signal lines.

(9)

[0024] The liquid crystal display device according to the invention is, for example, on the premise of the constitution shown in the constitution (8), characterized in that a counter voltage signal line is provided between a pair of gate signal lines and in parallel with the gate signal lines, the counter voltage signal line is directly formed over the counter electrode, four pixels are defined into two groups each consisting of two pixels, and the conductive layer which is formed of an extending portion of the counter voltage signal line is formed in a boundary between two pixels of each group.

[0025] Here, the invention is not limited to the above-mentioned constitutions and various modifications can be made without departing from the technical concept of the invention.

[0026] The liquid crystal display device having such a constitution has no signal line in the boundary between the pixels arranged close to each other, and each pixel is formed by sequentially stacking the counter electrode, the insulation layer and the pixel electrode which generates the electric field between the pixel electrode and the counter electrode.

[0027] In this case, the pixel electrodes is constituted of the plurality of electrodes which are arranged in parallel in an overlapped manner over the counter electrode and hence, in an attempt to enhance the numerical aperture of the pixel, it is indispensable that the pixel electrode has a portion close to the pixel electrode of another pixel arranged close to the pixel electrode.

[0028] Accordingly, it is unavoidable that the electric field is generated between the pixel electrode of one pixel and the pixel electrode of another pixel thus giving rise to a drawback that the division of displays of respective pixels becomes obscure in the boundary between the pixels arranged close to each other.

[0029] In view of the above, in the invention, the conductive layer is formed in the boundary portion of the pixels arranged close to each other and between the layer on which the pixel electrode is formed and the substrate, the conductive layer is electrically connected with the counter electrode, and the height of the surface of the conductive layer from the substrate is set higher than the height of the surface of the counter electrode from the substrate.

[0030] That is, in the portion of the pixel electrode which is arranged close to another pixel, a portion where the electric field is generated in a concentrated manner is formed of the conductive layer at a portion closer than the counter electrode of another pixel whereby it is possible to avoid the generation of the electric field between the pixel electrode and the counter electrode of another pixel.

[0031] Accordingly, it is possible to make the division of the pixels in the boundary of the pixels arranged close to each other clear thus allowing the pixel electrode of one pixel to be arranged close to the pixel electrode of another pixel arranged close to the pixel.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

[0032] FIG. 1 is a plan view showing one embodiment of the constitution of pixels formed on one-substrate-side of a liquid crystal display device according to the invention;

[0033] FIG. 2 is a plan view showing one embodiment of the constitution of pixels formed on another-substrate-side of a liquid crystal display device according to the invention;

[0034] FIG. 3 is a cross-sectional view taken along a line 3a-3b in FIG. 1;

[0035] FIG. 4 is a cross-sectional view taken along a line 4a-4b in FIG. 1;

[0036] FIG. 5 is a view showing one embodiment of an equivalent circuit of the liquid crystal display device according to the invention;

[0037] FIG. 6 is a view showing signals which drive the liquid crystal display device according to the invention;

[0038] FIG. 7 is a plan view showing another embodiment of the constitution of pixels formed on another-substrate-side of the liquid crystal display device according to the invention;

[0039] FIG. 8 is a plan view showing another embodiment of the constitution of pixels formed on another-substrate-side of the liquid crystal display device according to the invention;

[0040] FIG. 9 is a cross-sectional view taken along a line 9a-9b in FIG. 7;

[0041] FIG. 10 is a cross-sectional view taken along a line 10a-10b in FIG. 7;

[0042] FIG. 11 is a view showing another embodiment of an equivalent circuit of the liquid crystal display device according to the invention;

[0043] FIG. 12 is a plan view showing another embodiment of the constitution of pixels formed on another-substrate-side of the liquid crystal display device according to the invention;

[0044] FIG. 13 is a cross-sectional view taken along a line 13a-13b in FIG. 12; and

[0045] FIG. 14 is a plan view showing another embodiment of the constitution of pixels formed on another-substrate-side of the liquid crystal display device according to the invention.

DETAILED DESCRIPTION OF THE INVENTION

[0046] Hereinafter, embodiments of a liquid crystal display device according to the invention are explained in conjunction with attached drawings.

[0047] FIG. 5 shows an equivalent circuit which is formed on a liquid-crystal-side surface of one transparent substrate SUB1 out of transparent substrates which are arranged to face each other with liquid crystal therebetween.

[0048] On the liquid-crystal-side surface of one transparent substrate SUB1, gate signal lines GL (GL1 to GLEnd) which extend in the x direction and are arranged in parallel in the y direction and drain signal lines DL (DL1 to DLEnd) which extend in the y direction and are arranged in parallel in the x direction are formed.

[0049] In this case, the drain signal lines DL are arranged at sequentially alternating intervals of a relatively large distance, a relatively small distance, a relatively large distance, a relatively small distance . . . from the left side to the right side in the drawing, for example. A region surrounded by a pair of drain signal lines DL which are arranged with a relatively large distance therebetween and the gate signal lines GL constitutes a pixel region and two pixels are formed in the pixel region.

[0050] That is, between the pixels which are arranged close to each other in the x direction in the drawing, there exists a portion where the drain signal lines DL run and a portion where the drain signal lines DL do not run. In the portion where the drain signal lines DL run, except for both sides, two drain signal lines DL run in a state that two drain signal lines DL are arranged close to each other and parallel to each other. Due to such a constitution, to the pixels which are arranged close to each other without having the drain signal lines DL in the boundary, signals are supplied from the drain signal lines DL which are arranged on respective sides opposite to the boundary side.

[0051] Further, in the respective pixel regions, counter voltage signal lines CL (CL1 to CLEnd) which run while traversing a group of pixels which are arranged in parallel in the x direction in the drawing are formed. The counter voltage signal lines CL are configured to supply signals to counter electrodes CT described later which are formed in the inside of the respective pixels and have both ends thereof connected in common. This provision is made to decrease the whole electric resistance of the counter voltage signal lines CL.

[0052] In the inside of each pixel region, there are provided two thin film transistors TFT which are turned on in response to a signal from one gate signal line GL (on a lower side in the drawing) out of the respective gate signal lines GL which surround the pixel region. This provision is adopted since two pixels are formed in the inside of the pixel region, wherein one thin film transistor TFT is allocated to the driving of one pixel and another thin film transistor TFT is allocated to the driving of another pixel.

[0053] In the drawing, the signal (video signal) from the drain signal lines DL which are arranged on the left side in the drawing is configured to be supplied to the pixel electrode PX through the thin film transistor TFT which is arranged on the left side in the drawing. On the other hand, the signal (video signal) from the drain signal lines DL which is arranged on the right side in the drawing is configured to be supplied to the

pixel electrode PX through the thin film transistor TFT which is arranged on the right side in the drawing.

[0054] These respective pixel electrodes PX are configured to respectively generate an electric field between these pixel electrodes PX and the counter electrode CT which is formed in common in the inside of the pixel region, wherein a voltage signal which becomes the reference with respect to the above-mentioned video signal is supplied to the counter electrode CT through the above-mentioned counter voltage signal lines CL.

[0055] The respective gate signal lines GL are connected with a scanning circuit (scanning signal drive circuit) V and signals (scanning signals) are sequentially supplied to the respective gate signal lines GL from the scanning circuit V. Further, the respective drain signal lines DL are connected with a signal circuit (video signal drive circuit) He and signals (video signals) are supplied from the signal circuit He in conformity with the supply timing of the above-mentioned scanning signals.

[0056] These scanning circuit V and the signal circuit He are respectively controlled by a power source/controller in a state that the above-mentioned scanning signals and video signals are generated.

[0057] In the above-mentioned explanation, it is apparent that in the respective pixels in the liquid crystal display device of this embodiment, the respective pixels which are arranged close to each other have portions where the signal lines (gate signal lines GL, the drain signal lines DL) run and portions where the signal lines do not run in the boundaries thereof.

[0058] FIG. 1 is a view showing two pixel regions which are arranged in parallel in the x direction among the respective pixel regions (pixel regions which are surrounded by the gate signal lines GL and the drain signal lines DL). In this case, as described above, each pixel region includes two pixels and hence, the four pixels in total are shown in the drawing. Since one pixel region has the same constitution as another pixel region, only the constitution of only one pixel region is explained in the explanation made hereinafter.

[0059] Here, FIG. 3 is a cross-sectional view taken along a line 3a-3b in FIG. 1 and FIG. 4 is a cross-sectional view taken along a line 4a-4b in FIG. 1.

[0060] First of all, on a surface of the transparent substrate SUB1, in the pixel regions which are formed in a state that the pixel regions are surrounded by the gate signal lines GL and the drain signal lines DL described later, the counter electrodes CT are formed in center portions except for trivial peripheral portions. The counter electrode CT is formed of a light-transmitting conductive layer made of, for example, ITO (Indium Tin Oxide), ITZO (Indium Tin Zinc Oxide), IZO (Indium Zinc Oxide), SnO (tin oxide) or In_2O_3 (indium oxide). This provision is made to enhance a so-called numerical aperture of the pixels.

[0061] Further, the gate signal lines GL are formed in a state that the gate signal lines GL extend in the x direction and are arranged in parallel in the y direction in the drawing. Further, at the substantially center of the gate signal lines GL which are arranged close to each other, the counter voltage signal line CL is formed in parallel to the gate signal lines GL. These gate signal lines GL and the counter voltage signal lines CL are, for example, formed in the same step and hence, these signal lines GL, CL are formed of the same material layer.

[0062] The counter voltage signal line CL is formed in a state that the counter voltage signal line CL is directly stacked on the counter electrodes CT and hence, the respective

counter electrodes CT can establish the electrical connection with the counter voltage signal lines CL.

[0063] Here, the counter voltage signal line CL includes extremely fine extending portions which extend upwardly and downwardly in the y direction in the drawing from a center portion of the pixel region and these extending portions are formed to define two pixels which are formed in the inside of the pixel region. In other words, the extending portions are formed in the boundary of two pixels which are formed in a state that two pixels are sandwiched by the gate signal lines GL and the counter voltage signal line CL. A function of conductive layers CD which constitute the extending portions is described later. The conductive layers CD are formed integrally with the counter voltage signal line CL in the same step. Since a function of the portions of the counter voltage signal line CL which are arranged parallel to the drain signal lines DL is made different from the function of the counter voltage signal line CL, the portions are named as the conductive layer CD for the convenience's sake.

[0064] On the surface on which the counter voltage signal line CL is formed, an insulation film GI is formed in a state that the insulation film GI also covers the counter voltage signal line CL. The insulation film functions as a gate insulation film in a region where the thin film transistor TFT described later is formed.

[0065] Further, on an upper surface of the insulation film, amorphous semiconductor layers AS are formed in a state that the semiconductor layers AS are overlapped to the gate signal line GL. Two separate semiconductor layers AS are respectively formed on left and right sides of the pixel region. This provision is made to form the thin film transistors TFT (TFT1, TFT2) in the respective portions.

[0066] In these thin film transistors TFT, by forming a drain electrode SD1 and a source electrode SD2 on each semiconductor layer AS, an MIS (Metal Insulator Semiconductor) transistor having the so-called inverse staggered structure is formed. Here, the drain electrode SD1 and the source electrode SD2 are respectively formed simultaneously at the time of forming the drain signal lines DL.

[0067] That is, the drain signal lines DL which extend in the y direction and are arranged in parallel in the x direction in the drawing are formed. The arrangement of these drain signal lines DL is as set forth above, wherein two pixels are sandwiched by the drain signal line DL and another drain signal line DL which supply signals to the respective pixels.

[0068] In this case, the constitution of the thin film transistor TFT and the pixel electrode PX in one pixel is arranged in the axial symmetry with those of another pixel with respect to the boundary between these pixels and hence, the thin film transistor TFT and the pixel electrode PX in one pixel side are explained hereinafter.

[0069] In one pixel, a portion of the drain signal line DL which is arranged close to one pixel is extended and the extending portion is formed on an upper surface of the semiconductor layer AS thus forming the above-mentioned drain electrode SD1. Further, the above-mentioned source electrode SD2 which is arranged to face the drain electrode SD1 in an opposed manner is formed on an upper surface of the semiconductor layer AS, wherein the source electrode SD2 is slightly extended to the pixel side thus forming a contact portion which is connected with the pixel electrode PX described later.

[0070] On the surface on which the drain signal lines DL, the drain electrodes SD1 and the source electrodes SD2 are

formed, a protective film PAS is formed in a state that the protective film PAS also covers these components. The protective film PAS is configured to avoid the direct contact of the above-mentioned thin film transistors TFT with the liquid crystal thus preventing the deterioration of properties of the thin film transistors TFT.

[0071] Then, the pixel electrodes PX are formed on an upper surface of the protective film. The pixel electrodes PX are formed of the light-transmitting conductive layer made of, for example, ITO (Indium Tin Oxide), ITZO (Indium Tin Zinc Oxide), IZO (Indium Zinc Oxide), SnO₂ (tin oxide), In₂O₃ (indium oxide) or the like. This provision is made to enhance a so-called numerical aperture.

[0072] Further, portions of the pixel electrodes PX are connected with the contact portions of the source electrodes SD2 of the above-mentioned thin film transistors TFT through contact holes CN which are preliminarily formed in the above-mentioned protective film PAS.

[0073] The pixel electrode PX is constituted of a group consisting of a plurality of electrodes which are arranged in parallel along the y direction in the drawing, wherein these respective electrodes are connected with each other on sides thereof along the drain signal line DL which supplies the video signals to the thin film transistors TFT which are connected to the electrodes thus forming a comb-teeth-shaped pattern.

[0074] Further, the respective end portions of the respective electrodes of the pixel electrode PX on a side opposite to the side where the respective electrodes of the pixel electrode PX are connected with each other are extended close to the boundary portion between the pixel and the neighboring pixel whereby the respective end portions are formed close to the above-mentioned conductive layers CD which constitute the extending portions of the counter voltage signal line CL.

[0075] The close extension of the pixel electrode PX of the pixel to another neighboring pixel side can be realized by the presence of the above-mentioned conductive layers CD.

[0076] That is, assuming a case in which the conductive layers CD are not formed, when the pixel electrode PX of the pixel is extended close to another neighboring pixel side, it is difficult to avoid the generation of an electric field between the pixel electrode PX and the counter electrode CT of another pixel thus giving rise to a drawback that the division of the displays of respective pixels becomes indefinite in the boundary between the neighboring pixels. Accordingly, when the above-mentioned conductive layers CD are not present, the arrangement of the pixel electrode PX to the neighboring another pixel side is restricted and hence, it is difficult to deny that the enhancement of the numerical aperture of the pixel is limited.

[0077] Accordingly, the above-mentioned conductive layers CD are provided as described above, wherein the conductive layers CD are electrically connected with the counter electrode CT and, at the same time, a height of a surface of the conductive layers CD from the substrate SUB1 is set higher than a height of a surface of the counter electrode CT from the substrate SUB1. Using lines of electric forces Ex shown in FIG. 3, a state that the electric fields are concentrated is expressed.

[0078] That is, with respect to the portions of the pixel electrode PX which are arranged close to another pixel, a portion where the electric fields are generated in a concentrated manner is formed by the conductive layers CD at portions which are distantly closer than the counter electrode CT

of another pixel so as to avoid the generation of the electric field between the pixel electrode PX and the counter electrode CT of another pixel.

[0079] Accordingly, it is possible to make the division of the display of the respective pixels clear in the boundary of the neighboring pixels and hence, the pixel electrode PX can be arranged close to the pixel electrode PX of the neighboring another pixel whereby the numerical aperture of the pixel can be enhanced.

[0080] Here, the respective electrodes of the pixel electrode PX are extended with an inclination with respect to the x direction in the drawing, wherein the inclination has, in the pixel region which is surrounded by the drain signal lines DL, respective different gradients with the axially symmetrical relationship with respect to the counter voltage signal line CL and the conductive layers CD which constitute the extending portions of the counter voltage signal line CL. This provision is provided for obtaining a so-called multi-domain effect.

[0081] Further, on a surface on which these pixel electrodes PX are formed, an orientation film OIL1 is formed in a state that the orientation film OIL1 also covers the pixel electrodes PX. The orientation film OIL1 is configured to be directly brought into contact with the liquid crystal LC and decides the initial orientation of molecules of the liquid crystal LC.

[0082] Here, on a liquid-crystal-side surface of the transparent substrate SUB2 which is arranged to face the transparent substrate SUB1 with the liquid crystal therebetween, black matrixes BM are formed. The black matrix BM is formed in a state that the black matrix BM forms two pixels surrounded by the drain signal line DL into one unit and defines them from another neighboring pixel region. In other words, two pixels which are arranged close to each other can be observed through an opening portion (one aperture portion) of the black matrix BM with naked eyes and the boundary between two pixels is not defined by the black matrix BM. The opening portion of the above-mentioned black matrix BM is described in an overlapped manner in FIG. 1 and is indicated by a bold chain line.

[0083] Further, color filters FIL are formed over the opening portion of the black matrix BM in a state that the color filters FIL also cover the black matrix BM. The color filters FIL are formed in a state that the color filters FIL differ in color at left and right sides of the boundary portion of the above-mentioned two pixels.

[0084] FIG. 2 shows four pixels which are arranged in parallel in the x direction, wherein two pixels on the left side in the drawing and two pixels on the right side in the drawing can be observed with naked eyes through the respective opening portions formed in the black matrix BM. Further, corresponding to the respective pixels, the color filters FIL of red (R), green (G), blue (B) and red (R) are formed in order from the left-side pixel in the drawing.

[0085] In this case, although it is preferable that the respective color filters FIL which differ in color from each other in two pixels surrounded by the drain signal lines DL are formed in a state that the color filters FIL are not overlapped to each other, it is unavoidable that the color filters FIL are formed with a slight overlapping. However, even in such a case, since the color filters FIL are arranged in the inside of a portion which faces the above-mentioned conductive layer CD which constitutes the extending portion of the counter voltage signal line CL, the light shielding is achieved whereby the drawback can be obviated.

[0086] On a surface on which the color filters FIL are formed, a leveling film OC is formed and an orientation film ORI2 is formed on an upper surface of the leveling film OC.

[0087] FIG. 6 is a view showing respective signals at the time of driving the liquid crystal display device having the above-mentioned constitution. In an upper-side view of FIG. 6, an ON signal Vgl (GL) and an OFF signal Vgh (GL) of the scanning signal supplied to the gate signal line GL and a "High" signal Vdh and "Low" signal Vdl of the video signal supplied to the drain signal lines DL (having a voltage difference depending on gray scales in an actual operation) are shown. Further, in a lower-side view of FIG. 6, a pixel voltage Vpx (PX) applied to the pixel electrode PX is shown. Here, in the drawing, Vcom (CL) indicates a counter voltage supplied to the counter electrode CT.

Embodiment 2

[0088] In the above-mentioned embodiment, there is described the constitution in which two pixels are arranged in the pixel region which is surrounded by the gate signal lines GL and the drain signal lines DL. In the embodiment described hereinafter, the constitution which arranges four pixels in the pixel region is described.

[0089] That is, FIG. 11 is an equivalent circuit diagram showing another embodiment of the liquid crystal display device according to the invention and correspondence to FIG. 5.

[0090] The constitution which makes this embodiment 2 different from the embodiment shown in FIG. 5 lies in, first of all, gate signal lines GL (GL1 to GLEnd), wherein these gate signal lines GL are arranged from an upper side to a lower side in the drawing in order of a relatively large distance, a relatively small distance, a relatively large distance, a relatively small distance, . . . , for example.

[0091] On the other hand, the respective drain signal lines DL (DL1 to DLEnd) are arranged at intervals, in the same manner as the embodiment shown in FIG. 5, in order of a relatively large distance, a relatively small distance, a relatively large distance, a relatively small distance, . . . from the left side to the right side in the drawing, for example. Accordingly, in a region having a relatively large area which is surrounded by a pair of neighboring gate signal lines GL and a pair of drain signal lines DL, four pixels can be provided.

[0092] FIG. 7 is a plan view showing one embodiment of four pixels which are arranged close to each other and corresponds to FIG. 1. Here, FIG. 9 is a cross-sectional view taken along a line 9a-9b in FIG. 7 and FIG. 10 is a cross-sectional view taken along a line 10a-10b in FIG. 7.

[0093] As can be clearly understood from FIG. 9 and FIG. 10, in the same manner as the embodiment 1, this embodiment adopts the layer structure in which, from a surface side of a transparent substrate SUB1, counter electrodes CT, gate signal lines GL and counter voltage signal lines CL, an insulation film GI, drain signal lines DL, drain electrodes SD1 and source electrodes SD2, a protective film PAS, pixel electrodes PX and an orientation film POLL are sequentially formed.

[0094] In view of the above-mentioned constitution, the layers having the above-mentioned respective functions have portions thereof formed with planar patterns different from each other.

[0095] In FIG. 7, in a pixel region which is surrounded by a pair of gate signal lines GL and a pair of drain signal lines DL,

respective pixels are formed at a left upper portion, a left lower portion, a right upper portion and a right lower portion respectively.

[0096] The left-upper pixel is configured to be driven in response to a signal supplied from the left-side drain signal line DL by way of a thin film transistor TFT4 which is formed on a left side above the upper-side gate signal line GL and is driven by the gate signal line GL. The left-lower pixel is configured to be driven in response to a signal supplied from the left-side drain signal line DL by way of a thin film transistor TFT1 which is formed on a left side above the lower-side gate signal line GL and is driven by the gate signal line GL. The right-upper pixel is configured to be driven in response to a signal supplied from the right-side drain signal line DL by way of a thin film transistor TFT3 which is formed on a right side above the upper-side gate signal line GL and is driven by the gate signal line GL. Further, the right-lower pixel is configured to be driven in response to a signal supplied from the right-side drain signal line DL by way of a thin film transistor TFT2 which is formed on a right side above the lower-side gate signal line GL and is driven by the gate signal line GL.

[0097] The counter electrode CT is formed in the pixel region surrounded by the pair of gate signal lines GL and the pair of drain signal line DL except for a trivial peripheral portion of the pixel region.

[0098] The counter voltage signal line CL which runs at the center of the pixel region in the x direction is formed, wherein the counter voltage signal line CL is directly formed on the counter electrode CT thus establishing the electrical connection with the counter electrode CT. Here, the counter voltage signal line CL is formed in a state that the counter voltage signal line CL extends over the pixel region which is arranged close to the pixel region in the x direction and is connected with the counter electrodes CT of these pixel regions in the same manner as the embodiment 1.

[0099] Further, the counter voltage signal line CL includes, in the same manner as the embodiment 1, conductive layers CD formed of extremely fine extending portions which extend upwardly and downwardly in the y direction in the drawing from the center of the pixel region. The conductive layers CD are arranged to divide the left-upper pixel and the right-upper pixel as well as the left-lower pixel and the right-lower pixel in the drawing respectively.

[0100] As described in the explanation of the embodiment 1, a height of the surface of the conductive layer CD from the transparent substrate SUB1 is set higher than the height of the surface of the counter electrode CT from the transparent substrate SUB1. Accordingly, it is possible to obviate a drawback which is caused by forming a portion of the pixel electrode PX which is formed on a surface of the protective film PAS close to the conductive layers CD.

[0101] Due to such a provision, it is possible to arrange the left and right pixel electrodes PX close to each other using the above-mentioned conductive layers CD as a boundary thus enhancing the numerical aperture of the pixel.

[0102] The pixel electrodes PX formed on the protective film PAS are formed in an electrically separated manner from each other in four respective pixels and are connected with the thin film transistors TFT of the pixels.

[0103] The pixel electrode PX of one pixel is formed of a group of electrodes constituted of a plurality of electrodes which extend in the x direction and are arranged in parallel in the y direction in the drawing, wherein these electrodes form

a comb-teeth-shaped pattern in which end portions of the respective electrodes which are arranged on a side of the drain signal line DL which supplies the video signal to the thin film transistors TFT are connected in common.

[0104] Further, the end portions of the respective electrodes on a side opposite to the side where the respective electrodes are connected in common are extended to a position where the end portions are arranged close to the conductive layers CD which are formed of the extending portions extended in the y direction in the drawing from the counter voltage signal line CL whereby an area occupied by the pixel can be effectively expanded.

[0105] Further, the respective electrodes of the pixel electrode PX are formed with a slight inclination with respect to the gate signal line GL, while the respective electrodes of the pixel electrode PX of another pixel are configured to have the inclination which respectively differ from the inclination of the respective electrodes of the pixel electrode PX of the pixel to establish the axially symmetrical relationship with respect to the counter voltage signal line CL or the conductive layers CD which constitute the extending portions of the counter voltage signal line CL. This provision is made to obtain a sufficient so-called multi-domain effect.

[0106] Here, the counter voltage signal line CL is, in this embodiment, arranged to run at the center of the pixel region (the region surrounded by the pair of gate signal lines GL and the pair of drain signal lines DL) and hence, the counter voltage signal line CL performs the substantially equal function as the conductive layers CD which constitute the extending portions of the counter voltage signal line CL. The counter voltage signal line CL also has a function of defining two pixels which are arranged on one side out of both sides and two pixels which are arranged on another side out of both sides.

[0107] However, the counter voltage signal line CL is not always formed for the purpose of defining the pixels. That is, as another embodiment, the counter voltage signal line CL may be arranged close to one-gate-signal-line GL side.

[0108] In this case, four pixels are formed in the inside of the region which is defined by the pair of drain signal lines DL, one gate signal line GL and the counter voltage signal line CL and hence, four pixels are arranged without being defined by the counter voltage signal line CL.

[0109] Further, when the counter voltage signal line CL is arranged close to one-gate-signal-line GL side, to decrease the distance between the pixel electrode PX of the left-upper pixel and the pixel electrode PX of the left-lower pixel in the drawing and, at the same time, to decrease the distance between the pixel electrode PX of the right-upper pixel and the pixel electrode PX of the right-lower pixel in the drawing, the conductive layers CD are provided in boundaries between them and also between the layer on which the respective pixel electrodes PX are formed and the transparent substrate SUB1 (as a result, the conductive layers CD being formed in a cruciform pattern), the conductive layers CD are electrically connected with the counter electrodes CT, and the height of the surface of the conductive layers CD from the transparent substrate SUB1 is set higher than the height of the surface of the counter electrode CT from the transparent substrate SUB1. The conductive layers CD may be specifically constituted as the extending portions of the counter voltage signal line CL (the counter voltage signal line CL which is arranged close to one gate signal line CL) and may be constituted in a

state that the conductive layers CD are physically separated from the counter voltage signal lines CL.

[0110] FIG. 8 is a plan view in which the black matrix BM and color filters FIL which are formed on the transparent substrate SUB2 side are depicted by overlapping these components with the pixel in the pixel constitution shown in FIG. 7.

[0111] From one opening of the black matrix BM, four pixels which are surrounded by the pair of drain signal lines DL and the pair of gate signal lines GL are exposed. Further, the color filters FIL have the common color among the pixels which are arranged in parallel in the y direction in the drawing and are sequentially arranged in the left side to the right side in the drawing in the x direction in which colors are allocated to the respective pixels in order of red (R), green (G), blue (B), red (R),

[0112] In any one of the above-mentioned embodiments, the unit pixel of the color display is constituted of three pixels and the color filters FIL of the respective pixels are set to red (R), green (G) and blue (B).

[0113] However, it is needless to say that the unit pixel of the color display is constituted of four pixels and the color filters FIL of the respective pixels may be configured to include a filter which is not provided with color (referred to as a white (W) color filter FIL for the sake of conveniences in this embodiment) besides the above-mentioned color filters.

[0114] FIG. 12 corresponds to FIG. 2. In FIG. 12, to four pixels which are arranged in parallel in the x direction in the drawing, that is, to the respective pixels which are arranged close to each other in the x direction and are exposed from the opening formed in the black matrix, the respective color filters FIL of red (R), green (G), blue (B) and white (W) are overlapped from the left side to the right side in the drawing, for example.

[0115] FIG. 13 is a cross-sectional view taken along a line 13a-13b in FIG. 12. From the drawing, it is apparent that on a liquid-crystal-side surface of the transparent substrate SUB2 and, at the same time, at a portion where the above-mentioned white (W) color filter FIL is formed on the surface on which the respective color filters FIL of red (R), green (G), blue (B) are formed, the color filter FIL is not formed.

[0116] Further, FIG. 14 corresponds to FIG. 8. In FIG. 14, the respective color filters FIL of red (R), green (G), blue (B) and white (W) are allocated to four respective pixels which are exposed from one opening formed in the black matrix BM.

[0117] In this case, these respective pixels constitute the unit pixel for color display and are arranged close to each other without being defined by the black matrix BM whereby it is possible to obtain an advantageous effect that the color mixing in the unit pixel can be reliably prevented.

[0118] Here, in the above-mentioned respective embodiments, the counter voltage signal line CL and the conductive layers CD which constitute the extending portions of the counter voltage signal line CL are overlapped to the counter electrode CT. However, it is needless to say that the counter electrode CT may be formed at the portions where the conductive layers CD are formed in a physically separated manner.

[0119] In this case, although the conductive layers CD are not formed on the counter electrode CT, by forming the conductive layers CD such that the height of the surfaces of the conductive layers CD from the surface of the transparent

substrate SUB1 is set larger than the height of the surface of the counter electrode CT from the surface of the transparent substrate SUB1, it is possible to obtain the advantageous effects of the invention.

[0120] Further, in the above-mentioned respective embodiments, the counter voltage signal line CL and the conductive layers CD which constitute the extending portions of the counter voltage signal line CL are directly overlapped to the counter electrode CT. However, it is needless to say that an insulation film may be interposed between the counter electrode CT and the counter voltage signal line CL and the conductive layers CD which constitute the extending portions of the counter voltage signal line CL. This is because that the height of the surfaces of the conductive layers CD from the surface of the transparent substrate SUB1 is set larger than the height of the surface of the counter electrode CT from the surface of the transparent substrate SUB1 and hence, the advantageous effects of the invention can be obtained in the same manner.

[0121] The above-mentioned respective embodiments can be used independently from each other or in combination. This is because that the advantageous effects of the respective embodiments can be obtained independently or synergistically.

1. A liquid crystal display device comprising:

a pair of substrate;

a plurality of gate signal line and a plurality of drain signal line are formed on the one of the substrate;

a plurality of pixel region, each pixel region is defined by the region surrounded by one pair of the drain signal lines and one pair of gate signal lines,

each pixel region has a plurality of switching elements, same number as the switching element of pixel electrodes, and a counter electrode,

wherein the switching elements, the pixel electrodes and the counter electrode are formed on the same substrate, the counter electrode is overlapped by all the pixel electrodes through an insulating layer in each pixel region, a conductive layer is arranged to a boundary portion of a plurality of the pixel electrode in each pixel region, the conductive layer is electrically connected to the counter electrode.

2. A liquid crystal display device according to claim 1, wherein a counter voltage signal line which is formed and contacted in the counter electrode, and the conductive layer is formed as an extending portion of the counter voltage signal line.

3. A liquid crystal display device according to claim 1, wherein each pixel electrode in each pixel region has a plurality of slits, and the slit is not parallel to the drain signal line and the gate signal line.

4. A liquid crystal display device according to claim 1, wherein the counter electrode and the pixel electrode are formed of a light-transmitting conductive film.

5. A liquid crystal display device according to claim 1, wherein two pixel electrodes formed in the each pixel region.

6. A liquid crystal display device according to claim 1, wherein four pixel electrodes formed in the each pixel region.

7. A liquid crystal display device according to claim 1, wherein it stacks on the substrate in order of the counter electrode, the conductive layer, the insulation layer, and the pixel electrode.

专利名称(译)	LCD装置，其具有在对电极上形成的成对的栅极信号线之间并与之并联的反电压信号线，其中导电层由相邻像素的边界部分处的延伸部分形成		
公开(公告)号	US20090251655A1	公开(公告)日	2009-10-08
申请号	US12/457326	申请日	2009-06-08
[标]申请(专利权)人(译)	株式会社日立显示器		
申请(专利权)人(译)	日立显示器有限公司.		
当前申请(专利权)人(译)	松下液晶显示CO.，LTD.		
[标]发明人	ONO KIKUO		
发明人	ONO, KIKUO		
IPC分类号	G02F1/1343 G02F1/1333		
CPC分类号	G02F1/134363 G02F1/133707		
优先权	2004123987 2004-04-20 JP		
其他公开文献	US7773184		
外部链接	Espacenet USPTO		

摘要(译)

本发明提供一种能够增强像素的数值孔径的液晶显示装置。液晶显示装置包括在基板上的边界中没有信号线而彼此靠近布置的像素，以及在像素电极和计数器之间产生电场的对电极，绝缘层和像素电极。在每个像素中顺序堆叠的电极。像素电极由多个电极构成，这些电极在电极与对电极重叠的状态下平行排列，并且包括靠近另一个相邻像素的像素电极设置的部分。导电层设置在彼此靠近布置的像素的边界部分之间以及形成有像素电极的层与基板之间。此外，导电层与对电极电连接，并且导电层的表面距基板的高度设定为高于对电极的表面距基板的高度。

