



(19) **United States**

(12) **Patent Application Publication** (10) **Pub. No.: US 2007/0126686 A1**

**Chang et al.**

(43) **Pub. Date:**

**Jun. 7, 2007**

(54) **LIQUID CRYSTAL DISPLAY DEVICE AND METHOD OF DRIVING THE SAME**

**Publication Classification**

(76) Inventors: **Chung-Ok Chang**, Gyeongbuk (KR);  
**Seok-Su Kim**, Gyeongbuk (KR);  
**Kwang-Won Yang**, Seoul (KR)

(51) **Int. Cl.**  
**G09G 3/36** (2006.01)  
(52) **U.S. Cl.** ..... **345/98**

Correspondence Address:  
**BRINKS HOFER GILSON & LIONE**  
**P.O. BOX 10395**  
**CHICAGO, IL 60610 (US)**

(57) **ABSTRACT**

A display device includes a display panel including a gate line and a data line, a gate driver that outputs a gate voltage to the gate line according to a gate output enable signal, a data driver that outputs a data voltage to the data line, a detecting circuit that detects a state of a clock signal. The state of the clock signal includes a normal or abnormal state. A masking circuit performs a masking operation for the gate output enable signal according to the state of the clock signal and a level of a reset signal, where the level of the reset signal includes a first or second level corresponding to a power-on or off of the display device, respectively.

(21) Appl. No.: **11/605,205**

(22) Filed: **Nov. 28, 2006**

(30) **Foreign Application Priority Data**

Nov. 28, 2005 (KR) ..... 10-2005-0114262




FIG. 1  
RELATED ART




FIG. 2  
RELATED ART




FIG. 3




FIG. 4




FIG. 5





FIG. 6



## LIQUID CRYSTAL DISPLAY DEVICE AND METHOD OF DRIVING THE SAME

[0001] This application claims the benefit of priority of Korean Patent Application No. 2005-0114262, filed on Nov. 28, 2005, which is hereby incorporated by reference for all purposes as if fully set forth herein.

### BACKGROUND

[0002] 1. Technical Field

[0003] The present invention relates to a liquid crystal display device, and more particularly, to a liquid crystal display device and method for driving the same.

[0004] 2. Discussion of the Related Art

[0005] Conventionally, cathode-ray tubes (CRTs) may be used as display devices. Presently, much effort is being made to study and develop various types of flat panel displays, such as liquid crystal display (LCD) devices, plasma display panels (PDPs), field emission displays (FED), and electroluminescence displays (ELDs), as a substitute for CRTs. These flat panel displays may be driven by an active matrix driving method in which a plurality of pixels arranged in a matrix configuration are driven using a plurality of thin film transistors therein. Among these active matrix type flat panel displays, liquid crystal display (LCD) devices and electroluminescent display (ELD) devices are widely used for notebook computers and desktop computers because of their high resolution, ability to display colors and superiority in displaying moving images.

[0006] In general, an LCD device includes two substrates that are spaced apart and face each other with a layer of liquid crystal molecules interposed between the two substrates. The two substrates include electrodes that face each other such that a voltage applied between the electrodes induces an electric field across the layer of liquid crystal molecules. The alignment of the liquid crystal molecules changes based on an intensity of the induced electric field, thereby changing the light transmissivity of the LCD device. Thus, the LCD device displays images by varying the intensity of the electric field across the layer of liquid crystal molecules.

[0007] FIG. 1 is a schematic view illustrating an LCD device according to the related art. Referring to FIG. 1, the LCD device includes a liquid crystal panel 100 and a driving circuit. The driving circuit includes gate and data drivers 110 and 120, a timing controller 130 and a masking circuit 140. The liquid crystal panel 100 includes a plurality of gate lines GL1 to GLn and a plurality of data lines DL1 to DLm crossing each other to define a plurality of pixels P. Each pixel P includes a thin film transistor T and a liquid crystal capacitor Clc. The liquid crystal capacitor Clc includes a pixel electrode, a common electrode and a liquid crystal layer between the pixel and common electrodes.

[0008] The timing controller 130 is supplied with synchronization signals to generate control signals to control the gate and data drivers 110 and 120. The timing controller 130 processes data signals and supplies those to the data driver 120. The gate driver 110 is supplied with control signals such as a gate shift clock (GSC), a gate output enable (GOE) signal and a gate start pulse (GSP). The gate driver 110 sequentially outputs gate voltages to the gate lines GL1 to

GLn. The gate lines GL1 to GLn are sequentially enabled by one horizontal line, and the thin film transistors T connected to the enabled gate line GL1 to GLn are turned on.

[0009] The data driver 120 is supplied with the data signals and control signals such as a source sampling clock (SSC), a source output enable (SOE) signal, a source start pulse (SSP) and a polarity reverse (POL) signal. The data driver 120 outputs data voltages by one horizontal line to the data lines DL1 to DLm when the gate line GL1 to GLn is enabled.

[0010] The masking circuit 140 performs a masking operation according to a reset signal RE supplied from the timing controller 130. The masking operation is to make the GOE signal have a high level to block an output of the gate driver 110.

[0011] FIG. 2 is a waveform view illustrating a masking operation according to the related art. Referring to FIG. 2, when a reset signal RE has a high level, a masking operation is performed for a GOE signal. When the reset signal RE has a low level, the masking operation is not performed for the GOE signal. The reset signal RE has a low level when a power of the LCD device is off. The reset signal RE has a high level because the power is on. However, a predetermined time period may occur for the control signals for circuits to have a normal state. In other words, before the predetermined time period, even though the reset signal RE has a high level, the control signals may not have a normal state. Accordingly, there occurs an abnormal image display. For example, a screen of the LCD device may be displayed in a white or black.

[0012] To resolve this problem, the masking circuit (140 of FIG. 1) masks the GOE signal additionally during three or four frame periods from the power-on point, and then, when the control signals have a normal state, the gate driver (110 of FIG. 1) is made normally output gate voltages. In other words, during the low-level time period of the reset signal RE and the predetermined time period, the GOE signal (GOE\_IN) input to the masking circuit is masked and the output of the gate driver is blocked. Then, the masking circuit outputs the GOE signal (GOE\_OUT) as the GOE signal is input thereto.

[0013] Various events in the related art LCD device may have control signals supplied to the gate and data drivers that may not have a normal state during a predetermined time period from a starting point of the events, such as a channel change, an input signal change, a sound erasure and the like. However, when the various events happen, the abnormal image display is still caused in the related art LCD device.

### SUMMARY

[0014] A display device includes a display panel including a gate line and a data line; a gate driver that outputs a gate voltage to the gate line according to a gate output enable signal; a data driver that outputs a data voltage to the data line; a detecting circuit detects a state of a clock signal, the state of the clock signal including a normal or abnormal; and a masking circuit performs a masking operation for the gate output enable signal based on the state of the clock signal and a level of a reset signal, the level of the reset signal including a first or second level corresponding to a power-on or off of the display device, respectively.

[0015] A method of driving a display device includes outputting a gate voltage to a gate line of a display panel from a gate driver according to a gate output enable signal; outputting a data voltage to a data line of the display panel from a data driver; detecting a state of a clock signal, the state of the clock signal including a normal or abnormal; and performing a masking operation for the gate output enable signal based the state of the clock signal and a level of a reset signal, the level of the reset signal including a first and second level corresponding to a power-on or off of the LCD device, respectively.

[0016] A display device is also disclosed that includes a display panel including a gate line and a data line; a gate driver that outputs a gate voltage to the gate line according to a gate output enable signal; a data driver that outputs a data voltage to the data line; a detecting circuit that detects a state of a clock signal, the state of the clock signal including a normal or abnormal; and a masking circuit that modifies or passes the gate output enable signal to the gate driver based on the state of the clock signal and a power-on or off of the display device, respectively, wherein the gate output enable signal is modified to disable the gate driver during the abnormal state of the clock signal and a predetermined time period from after the abnormal state of the clock signal is changed into the normal state of the clock signal and when the power is on.

[0017] It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0018] The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention.

[0019] In the drawings:

[0020] FIG. 1 is a schematic view illustrating an LCD device according to the related art.

[0021] FIG. 2 is a waveform view illustrating a masking operation according to the related art.

[0022] FIG. 3 is an example block diagram illustrating an LCD device.

[0023] FIG. 4 is an example flow chart illustrating a detecting operation of a clock-state detecting circuit of FIG. 3.

[0024] FIG. 5 is an example waveform view illustrating a clock signal and a detecting signal input to and output from a clock-state detecting circuit of FIG. 3.

[0025] FIG. 6 is an example waveform view illustrating a masking operation in the LCD device.

#### DETAILED DESCRIPTION

[0026] Reference will now be made in detail to embodiments of the present invention, example of which are illustrated in the accompanying drawings.

[0027] FIG. 3 illustrates an example LCD device. The LCD device includes a liquid crystal panel 300 and a driving circuit. The driving circuit includes gate and data drivers 310 and 320, a timing controller 330, a clock-state detecting circuit 340 and a masking circuit 350. The clock-state detecting circuit 340 and the masking circuit 350 may be included in the timing controller 330.

[0028] The liquid crystal panel 300 includes a plurality of gate lines GL1 to GLn and a plurality of data lines DL1 to DLm crossing each other to define a plurality of pixels P. Each pixel P includes a thin film transistor T and a liquid crystal capacitor Clc. The liquid crystal capacitor Clc includes a pixel electrode, a common electrode and a liquid crystal layer between the pixel and common electrodes.

[0029] The timing controller 330 is supplied with synchronization signals, such as a vertical synchronization signal Vsync and a horizontal synchronization signal Hsync, a clock signal CLK, a data enable signal DE and a reset signal RE to generate control signals to control the gate and data drivers 310 and 320 from an external system. The timing controller 330 processes data signals and supplies those to the data driver 320.

[0030] The gate driver 310 is supplied with control signals such as a gate shift clock (GSC), a gate output enable (GOE) signal and a gate start pulse (GSP) and sequentially outputs gate voltages to the gate lines GL1 to GLn. The gate lines GL1 to GLn are sequentially enabled by one horizontal line, and the thin film transistors T connected to the enabled gate line GL1 to GLn are turned on.

[0031] The data driver 320 is supplied with data signals and control signals such as a source sampling clock (SSC), a source output enable (SOE) signal, a source start pulse (SSP) and a polarity reverse (POL) signal. The data driver 320 outputs data voltages by one horizontal line to the data lines DL1 to DLm when each gate line GL1 to GLn is enabled.

[0032] The clock-state detecting circuit 340 is supplied with the clock signal CLK from the timing controller 330. The clock-state detecting circuit 340 detects a state of the clock signal CLK to output a detecting signal DS.

[0033] Referring to FIGS. 4 and 5, when the clock signal CLK has a normal state, the clock-state detecting circuit 340 outputs the detecting signal DS having a first level, for example, a high level. When the clock signal CLK has an abnormal state, the clock-state detecting circuit 340 outputs the detecting signal DS having a second level, for example, a low level. The abnormal state of the clock signal CLK is, for example, a no-clock-signal-input state that the clock signal CLK is not input to the timing controller 330.

[0034] The clock signal CLK is a reference signal to control a timing of the driving circuit and is a rectangular-shaped signal having regular amplitude and wavelength. The clock signal CLK is not supplied when various events causing control signals to have an abnormal state, for example, a channel change, an input signal change, a sound erasure and the like, happen. Accordingly, when the various events happen, the clock signal CLK is not input, and the clock-state detecting circuit 340 can detect the abnormal state of the clock signal CLK.

[0035] The masking circuit 350 includes a masking control portion 352 and a making portion 354. The masking

control portion **352** is supplied with the detecting signal DS and the reset signal RE to output a masking control signal MS. The masking control portion **352** may have a logic unit, for example, an AND Gate unit. The AND Gate unit outputs the masking control signal MS having a high level, for example, a logic value "1" when the detecting signal DS and the reset signal RE both have a high level. The AND Gate unit outputs the masking control signal MS having a low level, for example, a logic value "0" when the detecting signal DS and the reset signal RE does not both have a high level i.e., at least one of the detecting signal DS and the reset signal RE has a low level. The masking portion **354** performs a masking operation for an input GOE signal (GOE\_IN) from the timing controller **330** according to the masking control signal MS.

[0036] When the masking control signal MS has a low level, the masking operation is performed for the input GOE signal (GOE\_IN). When the masking control signal MS has a high level, the masking operation is not performed for the input GOE signal (GOE\_IN). In more detail, referring to FIG. 6, the masking portion **354** masks the input GOE signal (GOE\_IN) during a low level of the masking control signal MS and additionally during a predetermined time period from when a low level of the masking control signal MS is changed into a high level. The predetermined time period may be three or four frame periods. The masking operation for various events starts when a high level of the masking control signal MS is changed into a low level of the masking control signal MS. In other words, the masking operation is performed during the abnormal state of the clock signal and during the predetermined time period when the power is on.

[0037] As explained above, the masking control signal MS has a low level when the detecting signal DS and/or the reset signal RE have a low level, and the masking control signal MS has a high level when the detecting signal DS and the reset signal RE both have a high level. The detecting signal DS has a low level when the clock signal CLK has an abnormal state, and the reset signal RE has a low level when the power of the LCD device is off. The detecting signal DS has a high level when the clock signal CLK has a normal state, and the reset signal RE has a high level when the power is on. Accordingly, during the predetermined time period from when the power is on and the clock signal CLK has a normal state, the masking operation is additionally performed. During the masking operation, the masking portion **354** modifies the input GOE signal (GOE\_IN) and outputs an output GOE signal (GOE\_OUT) having a level, for example, a high level to block an output of the gate driver **310**. Accordingly, during the masking operation, the gate driver **310** is supplied with the output GOE signal (GOE\_OUT) having a high level and does not output the gate voltages to the gate lines GL1 to GLn. As a result, not only when the power is on but also when the various events that the control signals may not have a normal state happen, images can be prevented from being abnormally displayed.

[0038] When the masking portion **354** does not perform the masking operation, the masking portion **354** passes the input GOE signal (GOE\_IN) and the input GOE signal (GOE\_IN) is output from the masking portion **354** as the output GOE signal (GOE\_OUT).

[0039] An example method of driving an LCD device is explained with reference to FIGS. 3 to 6. The clock-state

detecting circuit **340** detects a state of the clock signal CLK from the timing controller **330** to output the detecting signal DS. When the clock signal CLK has a normal state, the clock-state detecting circuit **340** outputs the detecting signal DS having a high level. When the clock signal CLK has an abnormal state, the clock-state detecting circuit **340** outputs the detecting signal DS having a low level. Because the clock signal CLK is not supplied when the various events, such as a channel change, an input signal change, a sound erasure and the like, happen, the clock-state detecting circuit **340** can detect the normal or abnormal state of the clock signal CLK.

[0040] The masking circuit **350** performs the masking operation using the detecting signal DS and the reset signal RE. The masking control portion **352** performs a logical operation for the detecting signal DS and the reset signal RS to output the masking control signal MS. For example, the masking control portion **352** outputs the masking control signal MS having a high level when the detecting signal DS and the reset signal RE both have a high level, and outputs the masking control signal MS having a low level when at least one of the detecting signal DS and the reset signal RE has a low level.

[0041] The masking portion **354** performs the masking operation for the input GOE signal (GOE\_IN) from the timing controller **330** according to the masking control signal MS. The masking portion **354** masks the input GOE signal (GOE\_IN) during a low level of the masking signal MS and the predetermined time period from when a low level of the masking signal MS is changed into a high level. Accordingly, during the masking operation, the masking portion **354** modifies the input GOE signal (GOE\_IN) and outputs the output GOE signal (GOE\_OUT) having a high level to disable the gate driver **310**. During a non-masking operation, the masking portion **354** transfers the input GOE signal to the gate driver **310** to enable the gate driver **310**.

[0042] The gate driver **310** is turned off and does not output the gate voltages to the gate lines GL1 to GLn during the masking operation to prevent the abnormal image display due to the abnormal state of the control signals. The gate driver **310** is normally operated and outputs the gate voltages to the gate lines GL1 to GLn after the masking operation. The data driver **320** outputs the data voltages to the data lines DL1 to DLm. During the masking operation, the data driver **320** may not output the data voltages.

[0043] As explained above, the LCD device not only detects the power-on or off but also the normal or abnormal state of the clock signal. Accordingly, not only when the power is on but also when the various events that the control signals may not have a normal state happen, images can be normally displayed.

[0044] The embodiment of the present invention can be applicable to other type display devices, for example, an OLED device and a PDP.

[0045] It will be apparent to those skilled in the art that various modifications and variation can be made in the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.

What is claimed is:

1. A display device, comprising:
  - a display panel including a gate line and a data line;
  - a gate driver configured to output a gate voltage to the gate line based on a gate output enable signal;
  - a data driver configured to output a data voltage to the data line;
  - a detecting circuit configured to detect a state of a clock signal, wherein the state of the clock signal comprises a normal state or an abnormal state; and
  - a masking circuit configured to perform a masking operation for the gate output enable signal based on the state of the clock signal and a level of a reset signal, wherein the level of the reset signal comprises a first level or a second level corresponding to a power-on state or a power-off state of the display device, respectively.
2. The device of claim 1, wherein the masking circuit performs the masking operation during the abnormal state of the clock signal and a predetermined time period after the abnormal state of the clock signal is changed into the normal state of the clock signal and when the power is on.
3. The device of claim 1, wherein the detecting circuit outputs a detecting signal having a third level and a fourth level corresponding to the normal state and the abnormal state of the clock signal, respectively.
4. The device of claim 3, wherein the masking circuit includes a masking control portion configured to output a masking control signal using the reset signal and the detecting signal, and a masking portion configured to perform the masking operation based on the masking control signal.
5. The device of claim 4, wherein the masking control signal has a fifth level when the reset signal has the first level and the detecting signal has the third level and has a sixth level at other cases, and the masking circuit performs the masking operation during a predetermined time period after the sixth level of the masking control signal is changed into the fifth level of the masking control signal.
6. The device of claim 1, further comprising a timing controller configured to generate control signals that control the gate driver and the data driver and transfer the reset signal to the masking circuit.
7. The device of claim 1, wherein the display panel comprises a liquid crystal panel.
8. A method of driving a display device, comprising:
  - outputting a gate voltage to a gate line of a display panel from a gate driver based on a gate output enable signal;
  - outputting a data voltage to a data line of the display panel from a data driver;
  - detecting a state of a clock signal, the state of the clock signal comprising a normal state or an abnormal state; and
  - performing a masking operation for the gate output enable signal based on the state of the clock signal and a level of a reset signal, the level of the reset signal comprising a first level and a second level corresponding to a power-on state or a power-off state of the display device, respectively.
9. The method of claim 8, wherein performing the masking operation comprises performing the masking operation during the abnormal state of the clock signal and a prede-

termined time period after the abnormal state of the clock signal is changed into the normal state of the clock signal and when the power is on.

10. The method of claim 8, further comprising generating a detecting signal having a third level and a fourth level corresponding to the normal state and the abnormal state of the clock signal, respectively.

11. The method of claim 10, further comprising generating a masking control signal using the reset signal and the detecting signal, wherein the masking operation is performed according to the masking control signal.

12. The method of claim 11, wherein the masking control signal has a fifth level when that the reset signal has the first level and the detecting signal has the third level and has a sixth level at other cases, and wherein performing the masking operation comprises performing the masking operation during a predetermined time period after the sixth level of the masking control signal is changed into the fifth level of the masking control signal.

13. The method of claim 8, wherein the display panel comprises a liquid crystal panel.

14. A display device, comprising:

- a display panel including a gate line and a data line;
- a gate driver configured to output a gate voltage to the gate line based on a gate output enable signal;
- a data driver configured to output a data voltage to the data line;
- a detecting circuit configured to detect a state of a clock signal, the state of the clock signal comprising a normal state or an abnormal state; and
- a masking circuit configured to modify or pass the gate output enable signal to the gate driver based on the state of the clock signal and a power-on state or power-off state of the display device, respectively,

wherein the gate output enable signal is modified to disable the gate driver during the abnormal state of the clock signal and a predetermined time period after the abnormal state of the clock signal is changed into the normal state of the clock signal and when the power is on.

15. The device of claim 14, wherein the gate output enable signal is passed to enable the gate driver after the predetermined time period.

16. An apparatus that drives a display device, comprising:

- means for outputting a gate voltage to a gate line of a display panel based on a gate output enable signal;
- means for outputting a data voltage to a data line of the display panel;
- means for detecting a state of a clock signal, the state of the clock signal comprising a normal state or an abnormal state; and
- means for performing a masking operation for the gate output enable signal based on the state of the clock signal and a level of a reset signal, the level of the reset signal comprising a first level and a second level corresponding to a power-on state or a power-off state of the display device, respectively.

17. The apparatus of claim 16, wherein the means for performing the masking operation are configured to perform

the masking operation during the abnormal state of the clock signal and a predetermined time period after the abnormal state of the clock signal is changed into the normal state of the clock signal and when the power is on.

18. The apparatus of claim 16, further comprising means for generating a detecting signal having a third level and a fourth level corresponding to the normal state and the abnormal state of the clock signal, respectively.

19. The apparatus of claim 18, further comprising means for generating a masking control signal using the reset signal and the detecting signal, wherein the means for performing the masking operation are configured to perform the masking operation based on the masking control signal.

20. The apparatus of claim 19, wherein the masking control signal has a fifth level when that the reset signal has the first level and the detecting signal has the third level and has a sixth level at other cases, and wherein the means for performing the masking operation are configured to perform the masking operation during a predetermined time period after the sixth level of the masking control signal is changed into the fifth level of the masking control signal.

21. The apparatus of claim 16, wherein the display panel comprises a liquid crystal panel.

22. A display apparatus, comprising:

a display panel including a gate line and a data line;  
means for outputting a gate voltage to the gate line based on a gate output enable signal;

means for outputting a data voltage to the data line;

means for detecting a state of a clock signal, the state of the clock signal comprising a normal state or an abnormal state; and

means for modifying or passing the gate output enable signal to the means for outputting a gate voltage based on the state of the clock signal and a power-on state or a power-off state of the display device, respectively,

wherein the gate output enable signal is modified to disable the means for outputting a gate voltage during the abnormal state of the clock signal and a predetermined time period after the abnormal state of the clock signal is changed into the normal state of the clock signal and when the power is on.

23. The apparatus of claim 22, wherein the gate output enable signal is passed to enable the means for outputting a gate voltage after the predetermined time period.

\* \* \* \* \*

专利名称(译)	液晶显示装置及其驱动方法		
公开(公告)号	<a href="#">US20070126686A1</a>	公开(公告)日	2007-06-07
申请号	US11/605205	申请日	2006-11-28
[标]申请(专利权)人(译)	章中 KIM SEOK SU 杨KWANG WON		
申请(专利权)人(译)	张中确定 KIM SEOK-SU 杨KWANG-WON		
当前申请(专利权)人(译)	LG DISPLAY CO. LTD.		
[标]发明人	CHANG CHUNG OK KIM SEOK SU YANG KWANG WON		
发明人	CHANG, CHUNG-OK KIM, SEOK-SU YANG, KWANG-WON		
IPC分类号	G09G3/36		
CPC分类号	G09G3/3648 G09G2310/0245 G09G2330/12 G09G2330/027 G09G2330/02		
优先权	1020050114262 2005-11-28 KR		
其他公开文献	US8976101		
外部链接	<a href="#">Espacenet</a> <a href="#">USPTO</a>		

摘要(译)

一种显示装置，包括：显示面板，包括栅极线和数据线；栅极驱动器，根据栅极输出使能信号向栅极线输出栅极电压；数据驱动器，向数据线输出数据电压；检测电路，检测时钟信号的状态。时钟信号的状态包括正常或异常状态。掩蔽电路根据时钟信号的状态和复位信号的电平对栅极输出使能信号进行掩蔽操作，其中复位信号的电平包括对应于上电或下电的第一或第二电平。分别显示装置的一部分。

