



US007170571B2

(12) **United States Patent**
Chae

(10) **Patent No.:** **US 7,170,571 B2**
(45) **Date of Patent:** **Jan. 30, 2007**

(54) **LIQUID CRYSTAL DISPLAY DEVICE WITH DOUBLE METAL LAYER SOURCE AND DRAIN ELECTRODES AND FABRICATING METHOD THEREOF**

6,493,048	B1 *	12/2002	Baek et al.	349/43
6,531,392	B2 *	3/2003	Song et al.	438/648
2002/0135709	A1 *	9/2002	Chae et al.	349/43
2003/0085404	A1 *	5/2003	Kim et al.	257/72

(75) Inventor: **Gee Sung Chae**, Incheon-shi (KR)

(73) Assignee: **LG.Philips LCD Co., Ltd.**, Seoul (KR)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

FOREIGN PATENT DOCUMENTS

CN	1257304 A	6/2000
JP	2000-349294 A	12/2000

(21) Appl. No.: **10/028,768**

(22) Filed: **Dec. 28, 2001**

* cited by examiner

(65) **Prior Publication Data**

US 2002/0135710 A1 Sep. 26, 2002

Primary Examiner—N. Drew Richards

(74) *Attorney, Agent, or Firm*—Birch, Stewart, Kolasch & Birch, LLP

(30) **Foreign Application Priority Data**

Mar. 21, 2001 (KR) 10-2001-14651

(57) **ABSTRACT**

(51) **Int. Cl.**

G02F 1/136 (2006.01)

(52) **U.S. Cl.** 349/47; 349/43; 257/59

(58) **Field of Classification Search** 349/43, 349/47; 257/52, 57, 59, 61, 75

See application file for complete search history.

A liquid crystal display device including a substrate; a gate electrode over the substrate; a first semiconductor layer over the substrate, and a source electrode and a drain electrode over the first semiconductor layer. The source and drain electrodes having a first metal layer and a second metal layer formed in a same pattern and a defining a separation between the source electrode and drain electrode.

(56) **References Cited**

U.S. PATENT DOCUMENTS

6,078,365 A * 6/2000 Ueda et al. 349/43

12 Claims, 14 Drawing Sheets




FIG. 1
CONVENTIONAL ART




FIG. 3A
CONVENTIONAL ART




FIG. 3B
CONVENTIONAL ART




FIG. 3C
CONVENTIONAL ART




FIG. 3D
CONVENTIONAL ART




FIG. 3E
CONVENTIONAL ART




FIG. 4A
CONVENTIONAL ART




FIG. 4B
CONVENTIONAL ART




FIG. 5




FIG. 6A




FIG. 6B




FIG. 6E




FIG. 7




FIG. 8A




FIG. 8B




FIG. 8C





FIG. 8D



LIQUID CRYSTAL DISPLAY DEVICE WITH DOUBLE METAL LAYER SOURCE AND DRAIN ELECTRODES AND FABRICATING METHOD THEREOF

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to a liquid crystal display, and more particularly, a liquid crystal display device and a fabricating method thereof with double metal layer source and drain electrodes.

2. Description of the Background Art

Generally, a liquid crystal display (LCD) controls light transmittance using an electric field to display a picture. To this end, the LCD includes a liquid crystal panel having liquid crystal cells arranged in a matrix type, and a driving circuit for driving the liquid crystal panel. The liquid crystal panel is provided with pixel electrodes for applying an electric field to each liquid crystal cell, and a common electrode. Typically, the pixel electrode is provided on a lower substrate for each liquid crystal cell, whereas the common electrode is integrally formed on the entire surface of an upper substrate. Each of the pixel electrodes is connected to a thin film transistor (TFT) used as a switching device. The pixel electrode drives the liquid crystal cell, along with the common electrode, in accordance with a data signal applied via the TFT.

FIGS. 1 and 2 depict an LCD of the conventional art. As shown, a lower substrate **1** of the LCD includes a TFT **T** arranged at an intersection between a data line **13** and a gate line **11**, a pixel electrode **23** connected to a drain electrode **7** of the TFT, and a storage capacitor **S** positioned at an overlapping portion between the pixel electrode **23** and the pre-stage gate line **11**.

The TFT **T** includes a gate electrode **3** connected to the gate line **11**, a source electrode **5** connected to the data line **13**, and a drain electrode **7** connected, via a drain contact hole **19a**, to the pixel electrode **23**. Further, the TFT **T** includes semiconductor layers **15** and **17** for defining a channel between the source electrode **5** and the drain electrode **7** by a gate voltage applied to the gate electrode **3**. Such a TFT **T** responds to a gate signal from the gate line **11** to selectively apply a data signal from the data line **13** to the pixel electrode **23**.

The pixel electrode **23** is positioned at a cell area divided by the data line **13** and the gate line **11** and is made from a transparent conductive material having a high light transmittance. The pixel electrode **23** generates a potential difference from a common transparent electrode (not shown) provided at an upper substrate (not shown) by a data signal applied via the drain contact hole **19a**. By this potential difference, a liquid crystal positioned between the lower substrate **1** and the upper substrate (not shown) is rotated due to its dielectric anisotropy. Thus, the liquid crystal allows a light applied, via the pixel electrode **23**, from a light source to be transmitted into the upper substrate.

The storage capacitor **S** charges a voltage in an application period of a gate high voltage to the pre-stage gate line **11** while discharging the charged voltage in an application period of a data signal to the pixel electrode **23**. This prevents a voltage variation in the pixel electrode **23**. The storage capacitor **S** includes a gate line **11** and a storage electrode **25**. The storage electrode **25** overlaps the gate line **11**, and a gate insulating film **9** is positioned between the storage electrode **25** and the gate line **11**. Further, the storage

capacitors is electrically connected to the pixel electrode **23** via a storage contact hole **19b** defined by a protective film **21**.

Hereinafter, a conventional method of fabricating the lower substrate **1** of the LCD having the above-mentioned configuration will be described. The conventional method is depicted in FIGS. 3A–3E.

First, a gate metal layer is deposited onto the lower substrate **1** and patterned to form the gate line **11** and the gate electrode **3**, as shown in FIG. 3A. An insulating material is entirely deposited onto the lower substrate **1** in such a manner to cover the gate line **11** and the gate electrode **3**. The insulating material forms the gate insulating film **9** shown in FIG. 3B. First and second semiconductor materials are sequentially deposited onto the gate insulating film **9** and then patterned to form an active layer **15** and an ohmic contact layer **17**.

Subsequently, as shown in FIG. 3C, a data metal layer is deposited onto the gate insulating film **9** and patterned to form the storage electrode **25**, the source electrode **5** and the drain electrode **7**. Thereafter, as shown in FIG. 3D, a protective film **21** is formed on the gate insulating film **9**. The protective film **21** is then patterned to define the drain contact hole **19a** and the storage contact hole **19b** in such a manner to expose the drain electrode **7** and the storage electrode **25**.

Subsequently, as shown in FIG. 3E, a transparent conductive material is deposited onto the protective film **21** and patterned to form the pixel electrode **23** such that the pixel electrode electrically contacts the drain electrode **7** and the storage electrode **25**.

The source electrode **5** and the drain electrode **7** provided on the lower substrate **1** of such a LCD device are formed from a data metal layer such as chrome (Cr) or molybdenum (Mo) in a single layer structure.

FIGS. 4A–4B depict another conventional LCD device which trends towards a relatively higher resolution than the conventional LCD device of FIGS. 1 and 2. As shown, when the device trends toward a relatively higher resolution, the data metal layer has a double layer structure of first and second metal layers **6a** and **6b**. The first metal layer **6a** is made from a metal such as molybdenum (Mo) or titanium (Ti) while the second metal layer **6b** is made from a material such as aluminum (Al) or an aluminum alloy.

When the data metal layer having the double layer structure is patterned by the wet etching, it may be over-etched by a certain area **D1** in comparison to a photo resist pattern **27**. When this occurs, if the ohmic contact layer **17** at a portion corresponding to the gate electrode **3** is patterned by the wet etching with the aid of the photo resist pattern **27**, the active layer **15** is exposed as shown in FIG. 4B. This creates a parasitic capacitance **Cgd** between the gate metal layer, and the data metal layer has a deviation equal to about **D2** due to the over-etched data metal layer, which results in increased difficulty in obtaining uniform picture quality.

SUMMARY OF THE INVENTION

Accordingly, it is an object of the present invention to provide a liquid crystal display device and a fabricating method thereof that is adaptive for improving a picture quality.

In order to achieve these and other objects of the invention, a liquid crystal display device according to one aspect of the present invention includes a gate electrode provided on a substrate; a gate insulating film provided on the substrate; a semiconductor layer provided on the gate insu-

lating film; a buffer metal layer formed in the same pattern as the semiconductor layer; and source and drain electrodes formed from a data metal layer on the buffer metal layer and the gate insulating film.

The liquid crystal display device further includes a protective layer provided on the gate insulating film; and a pixel electrode provided on the protective layer.

In the liquid crystal display device, the semiconductor layer includes an active layer provided on the gate insulating film; and an ohmic contact layer provided on the active layer with having a desired distance of holes therebetween.

The buffer metal layer is formed in the same pattern as the ohmic contact layer.

The buffer metal layer is made from any one of molybdenum (Mo) and titanium (Ti).

The data metal layer is made from any one of aluminum (Al), an Al alloy, copper (Cu) and a Cu alloy.

The data metal layer is patterned by a wet etching.

The buffer metal layer and the ohmic contact layer are patterned by a dry etching.

A method of fabricating a liquid crystal display device according to another aspect of the present invention includes the steps of forming a gate electrode on a substrate; forming a gate insulating film on the substrate; forming a semiconductor layer and a buffer metal layer on the gate insulating film in the same pattern; and forming source and drain electrodes from a data metal layer on the gate insulating film.

The method further includes the steps of forming a protective layer on the gate insulating film; and forming a pixel electrode on the protective layer.

In the method, the semiconductor layer and the buffer metal layer are patterned by a dry etching.

The source and drain electrodes are patterned by a wet etching.

The buffer metal layer is made from any one of molybdenum (Mo) and titanium (Ti).

The data metal layer is made from any one of aluminum (Al), an Al alloy, copper (Cu) and a Cu alloy.

A method of fabricating a liquid crystal display device according to still another aspect of the present invention includes the steps of forming a gate electrode on a substrate; forming a gate insulating film on the substrate; forming a semiconductor layer on the gate insulating film; and forming source and drain electrodes by depositing first and second metal layers on the gate insulating film and then patterning the second metal layer by a wet etching and patterning the semiconductor layer and an ohmic contact layer of the semiconductor layer by a dry etching.

The method further includes the steps of forming a protective layer on the gate insulating film; and forming a pixel electrode on the protective layer.

In the method, the first metal layer is made from any one of molybdenum (Mo) and titanium (Ti).

The second metal layer is made from any one of aluminum (Al), an Al alloy, copper (Cu) and a Cu alloy.

These and other objects of the present application will become more readily apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications with in the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only, and thus are not limitative of the present invention and wherein:

FIG. 1 is a plan view depicting a structure of a lower substrate of a conventional LCD device;

FIG. 2 is a section view depicting the lower substrate of the LCD device of FIG. 1 taken along the A—A line;

FIGS. 3A to 3E are section views depicting a conventional process of fabricating the lower substrate of the conventional LCD of FIG. 2;

FIGS. 4A and 4B are section views depicting a process of forming the source and drain electrodes of a second conventional LCD device according to a second conventional method;

FIG. 5 is a section view depicting a structure of a lower substrate of a LCD device according to a first embodiment of the present invention;

FIGS. 6A to 6E depict section views of one embodiment of a method of fabricating the lower substrate of the LCD of FIG. 5;

FIG. 7 is a section view depicting a structure of a lower substrate of a LCD device according to a second embodiment of the present invention; and

FIGS. 8A to 8F are section views depicting a second embodiment of a method of fabricating the lower substrate of the LCD of FIG. 7.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

FIG. 5 is a section view showing a structure of a lower substrate 31 of a LCD according to a first embodiment of the present invention.

Referring to FIG. 5, the thin film transistor part of substrate 31 includes a gate electrode 33, an active layer 45, an ohmic contact layer 47 and a gate insulating film 39 between the gate electrode 33 and the ohmic contact layer 47. Source and drain electrodes 35 and 37, respectively, are above the ohmic contact layer 47.

The source and drain electrodes 35 and 37 each include a data metal layer 36b1 and 36b2 formed separately on each buffer metal layer 36a1 and 36a2. The buffer metal layers 36a1 and 36a2 are formed in the same pattern as the ohmic contact layer 47. The data metal layers 36b1 and 36b2 are formed on each buffer metal layers 36a1 and 36a2 and the gate insulating film 39. The buffer metal layers 36a1 and 36a2 may be made from Mo or Ti, etc. while the data metal layers 36b1 and 36b2 may be made from Al, an Al alloy, copper (Cu) or a Cu alloy, etc.

To protect such a thin film transistor part, a protective layer 51 is provided. A pixel electrode 53 is formed on the protective layer 51. The pixel electrode 53 is in contact with the drain electrode 37 via a drain contact hole 49a, which passes through the protective layer 51.

During operation of the LCD device, the pixel electrode 53 generates a potential difference from a common electrode (not shown) provided at an upper substrate (not shown) by a data signal applied via the drain contact hole 49a. By this potential difference, a liquid crystal positioned between the lower substrate 31 and the upper substrate (not shown) is rotated due to its dielectric anisotropy. Thus, the liquid crystal allows a light applied from a light source to be transmitted into the upper substrate.

The storage capacitor part of the LCD device includes a gate line **41**, and a storage electrode **55** above the gate line **41**, and a gate insulating film **39** therebetween. The storage electrode **55** may be formed from the same material as data metal layer **36b**. The storage electrode **55** is electrically connected to the pixel electrode **53**, via a storage contact hole **49b** passing through the protective film **51**.

During the operation of the LCD device, the storage capacitor part charges a voltage in an application period of a gate high voltage to the gate line **41** (pre-stage) while discharging the charged voltage in an application period of a data signal to the pixel electrode **53**. This method of operation prevents a voltage variation in the pixel electrode **53**.

FIGS. **6A** to **6E** depict one embodiment of a method of fabricating the lower substrate **31** of the LCD device in FIG. **5**.

Referring to FIG. **6A**, the gate line **41** and the gate electrode **33** are positioned on the lower substrate **31**. The gate line **41** and the gate electrode **33** are formed by depositing a material such as aluminum (Al) or copper (Cu) onto the lower substrate **31** by a deposition technique such as a sputtering, etc. and patterning the material.

Referring to FIG. **6B**, the active layer **45**, the ohmic contact layer **47** and the buffer metal layer **36a** are provided on the gate insulating film **39**. The gate insulating film **39** is formed by depositing an insulating material entirely over the lower substrate **31** using, for example, the plasma enhanced chemical vapor deposition (PECVD) Technique in such a manner to cover the gate line **41** and the gate electrode **33**. The active layer **45**, the ohmic contact layer **47** and the buffer metal layer **36a** are formed by sequentially depositing first and second semiconductor materials and a buffer metal material onto the gate insulating film **39**, and patterning the materials simultaneously in the same pattern.

The gate insulating film **39** is made from an insulating material such as silicon nitride (SiN_x) or silicon oxide (SiO_x). The active layer **45** is formed from a first semiconductor layer of amorphous silicon, which is not doped with an impurity. On the other hand, the ohmic contact layer **47** is formed from a second semiconductor layer of amorphous silicon doped with an n-type or p-type impurity. The buffer metal layer **36a** is formed from a buffer metal such as Mo or Ti, etc.

Referring to FIG. **6C**, the storage electrode **55** and the data metal layer **36b1** of the source electrode **35** and the data metal layer **36b2** of the drain electrode **37** are provided on the gate insulating film **39**. The storage electrode **55**, the data metal layer **36b1** of the source electrode **35** and the data metal layer **36b2** of the drain electrode **37** are formed by depositing a metal layer entirely over the structure of FIG. **6B** using the chemical vapor deposition technique or sputtering technique. The separation region **50** the data metal layers **36b1** and **36b2** of the source and drain electrodes **35** and **37** are formed by the patterning using a wet etch. The patterning is performed so that the separation region is above the gate electrode **33**. Thereafter, in the area of the separation region **50**, the buffer metal layer **36a** and the ohmic contact layer **47** at a portion corresponding to the gate electrode **33** are patterned by dry etching to expose the active layer **45**. The dry etch is performed using the wet etched data metal layers **36b1** and **36b2** as a mask. The exposed portion of the active layer **45** corresponding to the gate electrode **33** and between the source and drain electrodes **35** and **37** defines a channel.

The storage electrode **55** and the data metal layer **36b** may be formed from a data metal layer of Al, an Al alloy, Cu or a Cu alloy, etc.

Referring to FIG. **6D**, the protective layer **51** is provided on the gate insulating layer **39**, source and drain electrodes **35** and **37**, the storage electrode **55** and channel. The protective layer **51** is formed by depositing an insulating material onto the structure of FIG. **6C** and patterning the insulating material in such a manner to cover the storage electrode **55**, the source electrode **35** and the drain electrode **37**. The drain contact hole **49a** and the storage contact hole **49b** are formed in the protective layer **51** to partially expose the surfaces of the drain electrode **37** and the storage electrode **55**.

The protective layer **51** includes an inorganic insulating material such as silicon nitride (SiN_x) or silicon oxide (SiO_x), or an organic insulating material such as an acrylic organic compound, BCB (benzocyclobutene), fluoro resin or PFCB (perfluorocyclobutane).

As shown in FIG. **6E**, a pixel electrode **53** is provided on the protective layer **51**. The pixel electrode **53** is formed by depositing a transparent conductive material onto the protective layer **51** and patterning the material. The pixel electrode **53** is formed so that it is in electrical contact with the drain electrode **37** through the drain contact hole **49a** while being in electrical contact with the storage electrode **55** through the storage contact hole **49b**. The pixel electrode **53** is formed from a transparent conductive material such as indium-tin-oxide (ITO), indium-zinc-oxide (IZO) or indium-tin-zinc-oxide (ITZO).

As discussed above, the source and drain electrodes **35** and **37** are formed by patterning the data metal layer **36b** using wet etching. Then, the channel is formed using the metal layer pattern as a mask to dry etch the buffer metal layer **36a** and the ohmic contact layer **47** at a portion corresponding to the gate electrode **33**. Accordingly, an over-etching of the source and drain electrodes **35** and **37** caused by a patterning work of the conventional wet etching is prevented. This can eliminate a phase deviation of a parasitic capacitance C_{gd} between the drain terminal and the gate terminal.

Alternatively, the data metal layer **36b1** of the source **35** and the data metal layer **36b2** of the drain electrodes **37** may be patterned by the wet etching, and thereafter, the buffer metal layer **36a** and the ohmic contact layer **47** may be patterned using the photoresist used to pattern the data metal layer **36b** as a mask for the dry etching.

FIG. **7** is a section view showing a structure of a lower substrate of a liquid crystal display according to a second embodiment of the present invention.

The LCD device depicted in FIG. **7** has similar elements as the LCD device shown in FIG. **5** except for the inclusion of the double-layered storage electrode **55** and the structural differences in both metal layers **36a2** and **36b2** and pixel electrode **53** in contact hole **49a**. As shown in FIG. **7**, the data metal layer **36b** and buffered metal layer **36a** are patterned the same. For example, the end portions a and b of layers **36a** and **36b** which abut the channel region are the same length. Also, both layers **36a** and **36b** extend wider than the active layer **45**. Regarding the pixel electrode **53**, in pixel electrode FIG. **7**, the pixel electrode **53** lines the entire contact hole **49a**.

FIGS. **8A** to FIG. **8F** depict one embodiment of a method of fabricating the lower substrate **31** of the LCD device in FIG. **7**.

Referring to FIG. **8A**, the gate line **41** and the gate electrode **33** are provided on the lower substrate **31**. The gate

line 41 and the gate electrode 33 may be formed by depositing a material such as aluminum (Al) or copper (Cu) onto the lower substrate 31 by a deposition technique such as a sputtering, etc. and patterning the material.

Referring to FIG. 8B, the active layer 45 and the ohmic contact layer 47 are provided on the gate insulating film 39. The gate insulating film 39 is formed by depositing an insulating material entirely over the lower substrate 31 using a technique such as plasma enhanced chemical vapor deposition (PECVD) in such a manner to cover the gate line 41 and the gate electrode 33. The gate insulating film 39 may be made from an insulating material such as silicon nitride (SiN_x) or silicon oxide (SiO_x).

The active layer 45 and the ohmic contact layer 47 are formed by depositing first and second semiconductor layers onto the gate insulating film 39 and patterning the layers. The active layer 45 is formed from a first semiconductor layer of amorphous silicon without being doped with an impurity. On the other hand, the ohmic contact layer 47 is formed from a second semiconductor layer of amorphous silicon doped with an n-type or p-type impurity.

Referring to FIG. 8C, the buffer metal layers 36a1 to 36a3 and the data metal layers 36b1 to 36b3 are provided on the gate insulating film 39 and ohmic contact layer 47. The buffer metal layers 36a1 to 36a3 are formed by depositing a buffer metal over the entire gate insulating film 39 and ohmic contact layer 47. The data metal layers 36b1 to 36b3 are formed by depositing a data metal entirely over the buffer metal layers 36a1 to 36a3 and then patterning the data metal layer 36b. The buffer metal layers 36a1 to 36a3 may be formed from a buffer metal such as Mo or Ti, etc. The data metal layers 36b1 to 36b3 may be formed from a data metal such as Al, an Al alloy, Cu or a Cu alloy.

Referring to FIG. 8D, the storage electrode 55, the source electrode 35 and the drain electrode 37 are formed on the gate insulating film 39. The storage electrode 55, the source electrode 35 and the drain electrode 37 are formed from the data metal layer 36b1 to 36b3 and the buffer metal layer 36a1 to 36a3 patterned by dry etching utilizing the wet etched data metal layer 36b as a mask. As a result, the data metal layers 36b1 to 36b3 and the buffer metal layers 36a1 to 36a3 are formed in the same pattern. The ohmic contact layer 47 at a portion above and corresponding to the gate electrode 33 is also patterned by the dry etching to expose the active layer 45. The patterning of the portion of the ohmic contact layer 45 makes a channel between the source and drain electrodes 35 and 37.

Referring to FIG. 8E, a protective layer 51 is formed by depositing an insulating material onto the source electrode 35, drain electrode 37, storage electrode 55 and gate insulating layer 39. The insulating material is then patterned in such a manner to cover the storage electrode 55, the source electrode 35 and the drain electrode 37. The patterning the drain contact hole 49a and the storage contact hole 49b so as to pass through the protective layer 51 and partially expose the surfaces of the drain electrode 37 and the storage electrode 55.

The protective layer 51 is made from an inorganic insulating material such as silicon nitride (SiN_x) or silicon oxide (SiO_x), or an organic insulating material such as an acrylic organic compound, BCB (benzocyclobutene), flucro resin or PFCB (perfluorocyclobutane).

Referring to FIG. 8F, the pixel electrode 53 is provided on the protective layer 51 in contact holes 49a and 49b. The pixel electrode 53 is in electrical contact with the drain

electrode 37 through the drain contact hole 49a while being in electrical contact with the storage electrode 55 through the storage contact hole 49b.

The pixel electrode 53 is formed by depositing a transparent conductive material onto the protective layer 51 and then patterning the material. A conductive material such as indium-tin-oxide (ITO), indium-zinc-oxide (IZO) or indium-tin-zinc-oxide (ITZO) is used for the pixel electrode.

As discussed above, the source and drain electrodes 35 and 37 are formed from the buffer metal layer 36a and the data metal layer 36b. The source and drain electrodes 35 and 37 are formed by patterning the data metal layer 36b1 and 36b2 by the wet etching and then patterning the buffer metal layer 36a1 and 36a2 and the ohmic contact layer 47 by the dry etching using the data metal layer 36b1 and 36b2 as a mask. As a result, the buffer metal layer 36a1 and 36a2 are formed in the same pattern as the data metal layer 36b1 and 36b2, and the ohmic contact layer 47 at a portion corresponding to the gate electrode 33 also is patterned by the dry etching to expose the active layer 45. Accordingly, an over-etching of the source and drain electrodes 35 and 37 caused by patterning work using only the conventional wet etching can be prevented. This can eliminate a phase deviation of a parasitic capacitance Cgd between the drain terminal and the gate terminal. Thus, the parasitic capacitance of the TFT has a uniform distribution, and flicker and a crosstalk can be reduced to obtain a uniform picture quality.

Although the present invention has been explained by the embodiments shown in the drawings described above, it should be understood to the ordinary skilled person in the art that the invention is not limited to the embodiments, but rather that various changes or modifications thereof are possible without departing from the spirit of the invention. Accordingly, the scope of the invention shall be determined only by the appended claims and their equivalents.

What is claimed is:

1. A liquid crystal display device, comprising:
 - a substrate;
 - a gate electrode over the substrate;
 - a first semiconductor layer over the substrate;
 - a source electrode and a drain electrode over the first semiconductor layer, the source and drain electrodes having a first metal layer and a second metal layer formed in a same pattern and defining and forming a separation between the source electrode and drain electrode, wherein the second metal layer is adapted to be a dry etching mask to pattern the first metal layer so that etched side-walls of the first metal layer and the second metal layer are substantially aligned instead of being over-etched when the device is manufactured;
 - a gate insulating film over the gate electrode and between the substrate and the first semiconductor layer;
 - a second semiconductor layer between the first metal layer and the first semiconductor layer, the second semiconductor layer defining a portion of the separation region in the same pattern as the first and second metal layers;
 - a protective layer over the source and drain electrodes; and
 - a pixel electrode provided on the protective layer.
2. The liquid crystal display device as claimed in claim 1, wherein the first metal layer includes molybdenum (Mo) or titanium (Ti).
3. The liquid crystal display device as claimed in claim 1, wherein the second metal layer includes aluminum (Al), an Al alloy, copper (Cu) or a Cu alloy.

4. The liquid crystal display device as claimed in claim 1, further comprising an ohmic contact layer over the first semiconductor layer, wherein inner edges of said ohmic contact layer facing said separation space are aligned with inner edges of said first metal layer.

5. A liquid crystal display device, comprising:
a substrate;
a gate electrode over the substrate;
a gate insulating film over the gate electrode;
a first semiconductor layer over the gate electrode;
a source electrode and a drain electrode over the first semiconductor layer, the source electrode and drain electrode including a first metal layer and a second metal layer patterned to form a separation region between the source and drain electrodes;
a second semiconductor layer beneath the first metal layer and having a same pattern as the first metal layer; and
a protective layer over the source and drain electrodes; and a pixel electrode over the protective layer;
wherein the second metal layer is adapted to be a dry etching mask to pattern the first metal layer so that etched side-walls of the first metal layer and the second metal layer are substantially aligned instead of being over-etched when the device is manufactured.

6. The liquid crystal display device as claimed in claim 5, wherein the first metal layer includes Molybdenum (Mo) or titanium (Ti).

7. The liquid crystal display device as claimed in claim 5, wherein the second metal layer includes aluminum (Al), an Al alloy, copper (Cu) or Cu alloy.

8. The liquid crystal display device as claimed in claim 5, further comprising an ohmic contact layer over the first semiconductor layer, wherein inner edges of said ohmic contact layer facing said separation space are aligned with inner edges of said first layer.

9. The liquid crystal display device of claim 5, wherein the source and drain electrodes comprise a buffer metal layer and a data metal layer.

10. A liquid crystal display device, comprising:
a substrate;
a gate electrode over the substrate;
a first semiconductor layer over the substrate;
an ohmic contact layer over the first semiconductor layer;
and

a source electrode and a drain electrode over the first semiconductor layer, the source and drain electrodes having a first metal layer and a second metal layer formed in a same pattern and a defining a separation between the source electrode and drain electrode, wherein the second metal layer is adapted to be a dry etching mask to pattern the first metal layer so that etched side-walls of the first metal layer and the second metal layer are substantially aligned instead of being over-etched when the device is manufactured; and wherein inner edges of said ohmic contact layer facing said separation space are aligned with inner edges of said first metal layer;

a gate insulating film over the gate electrode and between the substrate and the first semiconductor layer;

a second semiconductor layer between the first metal layer and the first semiconductor layer, the second semiconductor layer defining a portion of the separation region in the same pattern as the first and second metal layers;

a protective layer over the source and drain electrodes; and

a pixel electrode provided on the protective layer.

11. The liquid crystal display device as claimed in claim 10, wherein the first metal layer includes molybdenum (Mo) or titanium (Ti).

12. The liquid crystal display device as claimed in claim 10, wherein the second metal layer includes aluminum (Al), an Al alloy, copper (Cu) or a Cu alloy.

* * * * *

专利名称(译)	具有双金属层源极和漏极的液晶显示装置及其制造方法		
公开(公告)号	US7170571	公开(公告)日	2007-01-30
申请号	US10/028768	申请日	2001-12-28
[标]申请(专利权)人(译)	CHAE GEE SUNG		
申请(专利权)人(译)	CHAE GEE SUNG		
当前申请(专利权)人(译)	LG.PHILIPS LCD CO. , LTD.		
[标]发明人	CHAE GEE SUNG		
发明人	CHAE, GEE SUNG		
IPC分类号	G02F1/136 G02F1/1368 H01L21/28 H01L21/336 H01L29/786		
CPC分类号	G02F1/1368		
优先权	1020010014651 2001-03-21 KR		
其他公开文献	US20020135710A1		
外部链接	Espacenet USPTO		

摘要(译)

一种液晶显示装置，包括基板;衬底上的栅电极;衬底上方的第一半导体层，以及第一半导体层上的源电极和漏电极。源电极和漏电极具有以相同图案形成的第一金属层和第二金属层，并限定源电极和漏电极之间的间隔。

