



US 20060152458A1

(19) **United States**(12) **Patent Application Publication** (10) **Pub. No.: US 2006/0152458 A1**
(43) **Pub. Date: Jul. 13, 2006**
Angele et al.(54) **BISTABLE NEMATIC LIQUID CRYSTAL
DISPLAY METHOD AND DEVICE**(30) **Foreign Application Priority Data**

Feb. 20, 2003 (FR)..... 03/02074

(76) Inventors: **Jacques Angele**, Malakoff (FR);
Philippe Martinot-Lagarde,
Marcoussis (FR); **Romain Vercelletto**,
Poissy (FR)**Publication Classification**(51) **Int. Cl.**
G09G 3/36 (2006.01)(52) **U.S. Cl.** **345/90**

Correspondence Address:

**BLAKELY SOKOLOFF TAYLOR &
ZAFMAN/PDC
12400 WILSHIRE BOULEVARD
SEVENTH FLOOR
LOS ANGELES, CA 90025 (US)**(57) **ABSTRACT**

The present invention provides a display device comprising a bistable nematic liquid crystal matrix screen with breaking of anchoring, the device being characterized in that it includes addressing means suitable for generating and applying control signals to each pixel of the matrix screen, the control signals having sloping rising edges presenting a gradient lying in the range 0.5 V/ μ s to 0.0001 V/ μ s.


(21) Appl. No.: **10/545,940**(22) PCT Filed: **Feb. 19, 2004**(86) PCT No.: **PCT/IB04/01028**

FIG.1

BiNem screen principles




FIG.2

Example of a pixel signal for switching to T




FIG.3

Example of a pixel signal for switching to U






FIG.4

Example of a two-level pixel signal
 Texture selected as a function of the value P2 of the second level of the pulse applied to the terminals of the pixel


**FIG.5**

Multiplexed matrix screen




Examples of row, column, and pixel signals in multiplexed mode


Row signal
FIG.6a




U switch column signal
FIG.6b




T switch column signal
FIG.6c



U switch pixel signal
FIG.6d




T switch pixel signal
FIG.6e




BiNem addressing in multiplexed mode
Column signal a short duration squarewave pulse


Row signal
FIG.7a




U switch column signal
FIG.7b




T switch column signal
FIG.7c



U switch pixel signal
FIG.7d




T switch pixel signal
FIG.7e




BiNem addressing in multiplexed mode
Column signal a short duration ramp


Row signal
FIG.8a




U switch column signal
FIG.8b




T switch column signal
FIG.8c



U switch pixel signal
FIG.8d




T switch pixel signal
FIG.8e




BiNem addressing in multiplexed mode
Column signal a short duration staircase


Row signal
FIG.9a




U switch column signal
FIG.9b




T switch column signal
FIG.9c



U switch pixel signal
FIG.9d



T switch pixel signal
FIG.9e



Pixel signal in variant 1 of the invention - switch to U

FIG.10a




FIG.10b




FIG.10c




FIG.10d





FIG.10e



Pixel signal in variant 1 of the invention - switch to T

FIG.11a




FIG.11b




FIG.11c




FIG.11d




FIG.11e




FIG.12

BiNem row signal in multiplexed mode in variant 1 of the invention





FIG.13

BiNem row signal in multiplexed mode in variant 2 of the invention
superposed on variant 1



Pixel signal in variant 2 of the invention superposed on variant 1 - switch to U

FIG.14a




FIG.14b




FIG.14c





FIG.14d



Pixel signal in variant 2 of the invention superposed on variant 1 - switch to T

FIG.15a




FIG.15b




FIG.15c




FIG.15d





FIG.16

Another example of a column signal applicable to the invention



Pixel signals using the row signal of Figure 12 (variant 1 of the invention) together with the column signal of Figure 16

FIG.17a

switch to U




FIG.17b

switch to T




FIG.18

Row signal in variant 1, with a mean value of zero using option 1





FIG.19

Row signal in variant 1, with a mean value of zero using option 2



Example of row, column, and pixel signals in a BiNem display using a voltage V_M to reduce row driver excursion with:

$V_M = V_{M1}$ for the first stage of symmetrification, and

$V_M = V_{M2}$ for the second stage of symmetrification

FIG.20a




FIG.20b




FIG.20c




FIG.21

Addressing with time overlap of row pulses applied to variant 1 of the invention and with a squarewave column signals




FIG.22

Equivalent electrical circuit of a BiNem pixel
having a squarewave voltage pulse applied thereto of
amplitude A and frequency f



FIG.23

FIG.24




FIG.25




FIG.26

Block diagram of a display module for a contactless smart card




FIG.27




FIG.28




FIG.29





FIG.30




FIG.31




FIG.34




FIG.32




FIG.33a




FIG.33b




FIG.33c




FIG.33d




FIG.35





FIG.36



BISTABLE NEMATIC LIQUID CRYSTAL DISPLAY METHOD AND DEVICE

TECHNICAL FIELD

[0001] The present invention relates to the field of liquid crystal display devices, and more particularly it relates to a device and a method for controlling the switching of a bistable nematic display.

OBJECT OF THE INVENTION

[0002] A general object of the present invention is to improve the bistable display devices described in document [1]. Those devices are generally referred to as "BiNem" devices. This terminology is used in the context of the present patent application. The structure of such devices is described in greater detail below.

PRIOR ART

[0003] Depending on the physical nature of the liquid crystal used, distinctions are drawn between devices that are nematic, cholesteric, smectic, ferroelectric, etc. In nematic displays, to which the present invention relates, a nematic crystal is used that is achiral or that is chiralized, e.g. by adding a chiral dopant. In this way, a texture is obtained that is simultaneously uniform or lightly twisted, with a chiral pitch greater than a few micrometers. The orientation and the anchoring of the liquid crystal in the vicinity of the surfaces defined by substrates are themselves defined by alignment treatments or layers applied to said substrates. In the absence of any field, this imposes a nematic texture that is uniform or lightly twisted.

[0004] Most of the devices that have been proposed and made so far are monostable. In the absence of a field, only one texture is expressed in the device. It corresponds to an absolute minimum of total cell energy. Under a field, the texture is deformed continuously and its optical properties vary as a function of the applied voltage. When the field is switched off, the nematic crystal returns again to the sole monostable texture. Amongst such systems, the person skilled in the art will recognize the modes of operation that are the most widespread for nematic displays: twisted nematics (TN); super twisted nematics (STN); electrically-controlled birefringence (ECB) nematics; vertically aligned nematics (VAN); in-plane switching (IPS) nematics; etc. . .

[0005] Another class of nematic displays is that of nematic displays that are bistable, multistable, or metastable. Under such circumstances, at least two distinct textures that are stable or metastable in the absence of a field can be expressed in the cell. Switching between the two states is performed by applying appropriate electrical signals. Once the image has been written, it remains stored in the absence of a field because of bistability. This memory of bistable displays is very attractive in numerous applications. Firstly it enables images to be refreshed at a slow rate (i.e. only when the image is to be changed), which is very favorable for reducing energy consumption in portable appliances. Secondly, the memory enables multiplexing to be performed at a very high ratio with image quality that is independent of the number of rows.

Description of the So-Called "BiNem" Bistable Screen (FIG. 1)

[0006] A novel bistable display is described in document [1], and is referred to as a BiNem display.

[0007] That display is shown diagrammatically in FIG. 1.

[0008] It is constituted by a chiralized or cholesteric nematic liquid crystal layer 10 placed between two plates or substrates 20, 30, at least one of which is transparent. Two electrodes 22, 32 placed on the substrates 20, 30 respectively serve to apply electrical control signals to the chiralized nematic liquid crystal 10 lying between them. The electrodes 22, 32 carry anchoring layers 24, 34 which serve to orient the liquid crystal molecules 10 in desired directions. On a master plate 20, molecule anchoring 24 is strong and slightly inclined. On the slave plate 30, anchoring is weak and flat. The anchoring 24, 34 of the molecules 10 on these surfaces 22, 32 is monostable.

[0009] The device also has an optical system.

[0010] More precisely, the left and right sides of FIG. 1 show, diagrammatically, two states, each of which is stable, and which can be occupied by the molecules of the liquid crystal, while the middle of FIG. 1 shows a broken state that is stable under a strong electric field, but that is unstable without any field. This state is occupied temporarily by the liquid crystal molecules during the process of controlling the display.

[0011] The liquid crystal has two textures shown respectively on the left and on the right of FIG. 1 which are stable without a field being applied, these textures being twisted (T) and lightly twisted or uniform (U). The angle between the anchoring direction on the master plate 20 and on the slave plate 30 is small or zero. The two textures differ by a twist having an absolute value of about 180° , and since the spontaneous pitch p_0 of the nematic is selected to be close to four times the thickness d of the cell ($p_0 \approx 4.d$), the energies of the textures U and T are essentially equal. With no applied field, there exists no other state of lower energy: U and T are genuinely bistable.

[0012] An advantage of the BiNem structure is that in both the U and the T textures, the molecules are almost parallel to the (planar) plates, thus making it possible to obtain a good viewing angle without any compensation film. The optical performance of the BiNem display in a reflective configuration is described, for example, in document [2].

Method of Switching Between the BiNem Textures

[0013] The two bistable textures U and T are topologically distinct. It is impossible to transform one into the other by continuous deformation of volume. Transformation from a U texture to a T texture or vice versa thus requires the anchoring on the surfaces to be broken by a strong external field or by moving a line of disinclination. This second phenomenon is much slower than the first and can be ignored, so it is not described in detail below.

[0014] To break anchoring, it is necessary to apply a field that is not less than a threshold field E_C . This field should be applied for a length of time that is long enough to allow the reorientation of the liquid crystal in the vicinity of the surface to reach a texture that is homeotropic, as shown diagrammatically in FIG. 1. This minimum time depends on the amplitude of the applied field, and also on the physical

characteristics of the liquid crystal and of the alignment layer. The anchoring breaking voltage V_c is defined as:

$$V_c = E_c \cdot d$$

where d is the thickness of the liquid crystal cell. A typical value of V_c for a BiNem is 16 volts (V).

[0015] Anchoring is said to be “broken” when the molecules are normal to the plate in the vicinity of said surface, and the return torque exerted by the surface on the molecules is zero. When these conditions are satisfied, the nematic molecules in the vicinity of the broken surface **34** are in unstable equilibrium once the electric field is switched off, and they can return either to their initial orientation or else they can turn in the opposite direction to induce a new texture that differs from the initial texture by a twist of 180° .

[0016] The final texture is determined by the waveform of the applied electrical signal, and in particular on the way in which the signal is returned to zero. A progressive descent in the voltage of the pulse induces the U texture shown diagrammatically on the left of **FIG. 1**, whereas a sudden descent in the field encourages the T texture as shown diagrammatically on the right of **FIG. 1**. The physical mechanisms that enable switching to be performed in this way are described in document [1], for example.

Practical Implementation

[0017] In general, the switching of a liquid crystal pixel of the BiNem type is performed in two stages (a first stage of breaking anchoring, and a second stage of selecting texture):

[0018] First Stage: the Anchoring-Breaking Stage, Referenced C.

[0019] The C stage consists in applying to the slave plate **30** an electrical signal that is suitable for breaking anchoring. In general, the shorter the C stage, the greater the peak amplitude required in the applied signal.

[0020] For given amplitude and duration, the detail of the waveform of this signal (slopes, intermediate levels, . . .) does not have a determining effect on the way the following stage takes place, providing anchoring is indeed broken.

[0021] Second Stage: the Selection Stage, Referenced S.

[0022] The voltage applied during the S stage must make it possible to select one or other of the two bistable textures: U or T. Given the effect explained above, it is the descending waveform of the electrical pulse applied to the terminals of each pixel that determines transformation to one texture or to the other.

[0023] For obtain a transformation to the T texture:

[0024] Stage C: Breaking Anchoring

[0025] During stage C in which anchoring is broken, it is necessary to apply a pulse delivering a field greater than the anchorage-breaking field on the slave plate **30** and to wait for a length of time that is needed for the molecules in the pixel to be raised as shown in the middle of **FIG. 1**. This breaking field is a function of the elastic and the electrical properties of the liquid crystal material **10** and of the way it interacts with the anchoring layer **34** deposited on the slave plate **30** of the cell. It varies over the range several volts to about ten volts per micrometer. The lifting time of the molecules is proportional to the rotational viscosity γ and

inversely proportional to the dielectric anisotropy of the material **10** used, and also to the square of the applied field. In practice, this time can be brought down to a few microseconds for fields of about 20 volts per micrometer.

[0026] Stage S: Selecting the Texture

[0027] Thereafter, it suffices to cause the field to descend quickly, by establishing a sudden descent in the control voltage in a few microseconds or at most in a few tens of microseconds. This sudden descent in the voltage through an amplitude of not less than ΔV is such as to be capable of inducing a hydrodynamic effect of sufficient intensity in the liquid crystal. To produce the T texture, this descent ΔV must necessarily cause the applied voltage to go from a value greater than the anchoring-breaking voltage V_c to a value that is smaller than said voltage.

[0028] An example of a signal suitable for transforming to the T texture is a squarewave type signal of amplitude $P1 > V_c$ and $P1 \geq \Delta V$. Its duration must be sufficient to break anchoring, with the descent from $P1$, to 0 with $P1 \geq \Delta V$ serving to select the T texture (cf. **FIG. 2**).

[0029] Another example of a signal for transforming to the T texture is a signal having two levels, the signal comprising a first sequence for breaking anchoring of duration τ_3 and of amplitude $P1$ where $P1 > V_c$, followed by a second sequence for selection purposes of duration τ_2 and amplitude $P2$, such that either $P2 \geq \Delta V$ and $P2 > V_c$, or $P1 - P2 \geq \Delta V$ and $P2 < V_c$. The time taken by the applied field to descend must be less than one-tenth its duration or less than 30 microseconds (μs) for long pulses (pulses longer than 1 millisecond (ms)).

[0030] To obtain the U texture:

[0031] Stage C: Breaking Anchoring

[0032] During stage C of breaking anchoring, it is necessary to apply a field greater than the anchoring-breaking field on the slave plate **30** for a length of time that is sufficient to lift the molecules, as in the above-described state of writing into the T state.

[0033] Stage S: Selecting Texture

[0034] It is then appropriate to cause the applied voltage to descend slowly. Document [1] proposes two ways of achieving such a “slow descent”: either the signal is a pulse of duration τ_1 and amplitude $P1$ followed by a ramp of duration τ_2 with a descent time that is longer than three times the duration of the pulse (**FIG. 3**), or else a staircase descent is imposed.

[0035] An example of a signal for transforming to the U texture is a signal having two levels comprising a breaking first sequence of duration τ_1 and of amplitude $P1$ ($P1 > V_c$) followed by a second sequence for selection purposes of duration τ_2 and amplitude $P2$ such that $P2 < \Delta V$ and $P1 - P2 < \Delta V$. A staircase descent with two levels is easier to implement using digital electronics. Nevertheless, it is quite possible to devise a descent via some number of levels greater than two.

[0036] It is thus possible, merely by applying a simple signal having two levels to the terminals of the pixel to obtain either the U texture or the T texture. The first level ($P1, \tau_1$) corresponds to the stage of breaking anchoring, while the second level ($P2, \tau_2$) enables texture to be selected by determining the value of $P2$. This signal is shown in **FIG.**

4. A value P2T corresponds to a value of P2 enabling transformation to T (for given P1), while a value P2U corresponds to a value of P2 enabling transformation to a U texture (for given P1).

[0037] Typical values: $P1=20\text{ V}$, $P2U=7\text{ V}$ to 9 V , and $\Delta V=9\text{ V}$ to 13 V for $\tau_1=\tau_2=1\text{ ms}$.

Addressing the BiNem by Multiplexing Multiplexing in General

[0038] For a matrix screen of medium resolution, the person skilled in the art knows that there is no question of connecting each pixel individually to an independent control electrode, since that would require one connection per pixel, which is topologically impossible once the screen becomes complex. It is possible to reduce the number of connections by making use of the multiplexing technique when the electro-optical effect used is not linear, as is the case with ordinary liquid crystal technologies. Pixels are organized in a matrix system as n groups of m pixels each. For example there are n rows and m columns for matrix screens or n digits and m digit portions for digital displays. With a sequential addressing mode, as is the usual case, one row is selected at a time, and then the following row is selected, and so on to the last row. Each time a row is selected, the column signals are applied at the same instant to all of the pixels in the row. This method enables an entire image to be addressed in a time span equal to the time required for addressing one row multiplied by the number n of rows. With this method, $m+n$ connections suffice for addressing a screen of $m \times n$ pixels, where m is the number of columns in the matrix under consideration. Such a multiplexed matrix screen is shown in **FIG. 5**.

[0039] The electrical signal seen by any one pixel is the difference between the signal applied to the row and the signal applied to the column having the pixel at their intersection.

[0040] A screen based on the principle shown in **FIG. 5** is said to be a "passive" screen. A row electrode is common to all of the pixels in the row and a column electrode is common to all of the pixels in the column.

[0041] The conductive electrodes must be transparent. The material used by all manufacturers is indium-doped tin oxide (ITO).

Multiplexing Applied to a BiNem

[0042] In order to be multiplexed, the pixel signal needs to be subdivided into a row signal which is common to all of the pixels, and a column signal which serves to obtain either a U texture or a T texture, depending on its sign. **FIG. 6** shows an example of row and column signals enabling the appropriate pixel signal to be implemented.

[0043] The row signal (**FIG. 6a**) comprises two levels: the first delivers a voltage $A1$ for a time τ_1 , while the second delivers a voltage $A2$ for a time τ_2 . The column signal (**FIG. 6b** for transformation into U texture, and **FIG. 6c** for transformation into T texture) is of amplitude C and is applied solely during the time period τ_2 , being either positive or negative depending on whether it is desired to clear the pixel (i.e. obtain the U texture) or write to the pixel (i.e. obtain the T texture). A time τ_3 extends between two row pulses. **FIGS. 6d** and **6e** show the signals applied respectively to the

terminals of a pixel that is cleared (transformation to U texture) and to the terminals of a pixel that is written (transformation to T texture).

[0044] These signals must satisfy the following conditions:

$$A1=P1; A2-C=P2U; A2+C=P2T.$$

[0045] Using the above numerical example, one possible solution is as follows:

$$A1=20\text{ V}, A2=10.5\text{ V}, C=2.5\text{ V}; \text{ giving } P2U=8\text{ V and } P2T=13\text{ V, with } \tau_1=\tau_2=1\text{ ms}.$$

[0046] Such signals are very simple and make it easy for all of their parameters to be adjusted to the characteristics of the screen.

[0047] The principle of switching based on the waveform of the descending edge of the pixel signal is specific to a BiNem.

[0048] In order to accommodate problems of degradation by electrolysis suffered by certain liquid crystal materials when they are subjected to a direct current (DC) voltage, it is often advantageous to apply signals to the pixels that have a mean value of zero or nearly zero. Techniques for converting the theoretical signals of **FIG. 6** into symmetrical signals having a mean value of zero are described in document [3].

Reducing the Duration of the Column Signal

[0049] In order to reduce interfering signals while addressing a BiNem, document [3] recommends reducing the duration of the column signal to a duration that is shorter than that of the second level in the row addressing signal. This reduction can also be associated with a modification to its waveform. An example of the signals obtained by reducing the duration of the column signal, where said signal is a square waveform signal of amplitude C , is shown diagrammatically in **FIG. 7**. An example of the signals obtained by reducing the duration of the column signal, said signal having a ramp-shaped waveform of maximum amplitude C , is shown diagrammatically in **FIG. 8**. An example of the signals obtained by reducing the duration of the column signal, where said signal has a staircase waveform of amplitudes $C1$ and $C2$ is shown diagrammatically in **FIG. 9**.

BRIEF SUMMARY OF THE INVENTION

[0050] An object of the invention is to propose novel means for improving the state of the art.

[0051] In the context of the present invention, this object is achieved by a display device comprising a bistable nematic liquid crystal matrix screen with breaking of anchoring, the device being characterized in that it includes addressing means suitable for generating and applying control signals to each pixel of the matrix screen, the control signals having sloping-rising edges presenting a gradient lying in the range $0.5\text{ volts per microsecond (V/}\mu\text{s)}$ to $0.0001\text{ V/}\mu\text{s}$.

[0052] The advantages of such addressing signals having slopes replacing the conventional sharp rising edges, usable in particular in multiplexed mode, and in simultaneous mode, are described below.

[0053] In the context of the present invention, the term "matrix" screen should not be considered as being limited

solely to a regular arrangement of pixels in rows and columns. It covers any arrangement of pixels in the form of n groups of m associated elements, e.g. n digits each made up of m elements.

[0054] The present invention also provides a method of electrically controlling a bistable nematic liquid crystal matrix screen with breaking of anchoring, which method is characterized in that it comprises generating and applying to the matrix screen addressing and control signals that have sloping rising edges.

[0055] According to an advantageous characteristic of the present invention, the screen of the present invention uses two textures, one of which is uniform or lightly twisted in which the molecules are at least substantially parallel to one another, and the other of which differs from the first by a twist of the order of plus or minus 180° .

[0056] Other characteristics, objects, and advantages of the invention will appear on reading the following detailed description made with reference to the accompanying drawings, given as non-limiting examples, and in which:

[0057] **FIG. 1**, described above, is a diagram of a prior art BiNem screen;

[0058] **FIG. 2**, described above, shows an example of squarewave pixel signal for switching such a BiNem screen into the T state;

[0059] **FIG. 3**, described above, shows an example of a pixel signal having a sloping descending edge for switching such a BiNem screen into the U state;

[0060] **FIG. 4**, described above, shows an example of a pixel signal having two levels, enabling the texture of a pixel in such a BiNem screen to be selected as a function of the value P2 of the second level of the pulse applied to the terminals of the pixel;

[0061] **FIG. 5**, described above, is a diagram showing a multiplexed matrix screen;

[0062] **FIG. 6**, described above, shows an example of row and column signals for a pixel in a multiplexed BiNem screen;

[0063] **FIGS. 7, 8, and 9**, described above, show three variant examples of row and column signals for a pixel in a multiplexed BiNem screen, in which the duration of the column signal is reduced in order to reduce interfering signals;

[0064] **FIG. 10** is a diagram showing five types of pixel signals in accordance with the present invention adapted for transforming a pixel into the U state, in the context of a first variant of the invention;

[0065] **FIG. 11** is a diagram showing five types of pixel signal in accordance with the present invention and adapted for transforming the pixel into the T state in the context of a first variant of the invention;

[0066] **FIG. 12** is a diagram of a row signal in accordance with the present invention, in this context;

[0067] **FIG. 13** is a diagram of a row signal in accordance with the present invention in the context of a second variant of the invention;

[0068] **FIG. 14** is a diagram showing four types of pixel signal in accordance with the present invention and adapted to transformation into the U state in the context of a second variant of the invention;

[0069] **FIG. 15** is a diagram showing four types of pixel signal in accordance with the present invention adapted to transformation into the T state in the context of the second variant of the invention;

[0070] **FIG. 16** is a diagram of a column signal in accordance with a variant of the present invention;

[0071] **FIGS. 17a and 17b** show pixel signals using the row signal of **FIG. 12** and the column signal of **FIG. 16**, showing respectively a positive signal to obtain the U state and a negative signal to obtain the T state;

[0072] **FIG. 18** is a diagram of a row signal having a mean value of zero obtained by alternately inverting polarity, in accordance with a variant of the present invention;

[0073] **FIG. 19** is a diagram of another variant in accordance with the present invention presenting a mean value of zero by alternately inverting polarity from one row to the next;

[0074] **FIG. 20** shows examples of row, column, and pixel signals for a display in accordance with the present invention using a voltage V_M so as to reduce the excursion of the row driver;

[0075] **FIG. 21** shows four row signals in accordance with the present invention in the context of time overlap between row pulses, associated with a column signal of squarewave shape;

[0076] **FIG. 22** is an equivalent circuit diagram for a BiNem pixel receiving a conventional squarewave of amplitude A and frequency f ;

[0077] **FIG. 23** is an equivalent circuit diagram for a pixel for a conventional applied squarewave signal having a zero rise time;

[0078] **FIG. 24** shows said conventional squarewave signal net of the pulse corresponding to charging the pixel;

[0079] **FIG. 25** shows the current flowing through a pixel with a control signal in accordance with the present invention presenting a sloping rising edge;

[0080] **FIG. 26** is a block diagram of a display module having no energy storage means;

[0081] **FIG. 27** is a diagram showing the voltage drop that is liable to occur in such a module when the current drawn exceeds the maximum acceptable value;

[0082] **FIG. 28** is a diagram of a 2×2 display and the associated driver module;

[0083] **FIG. 29** is an arbitrary diagram of positive unipolar multiplexing for rows and bipolar multiplexing for columns, with a constant superposed voltage V_M , for use with such a display;

[0084] **FIG. 30** represents the switching control circuit for said display;

[0085] **FIG. 31** shows varying analysis signals for the circuit;

[0086] FIG. 32 shows a control circuit in accordance with a variant of the present invention, for generating the row signals;

[0087] FIG. 33 shows respectively in FIG. 33a a transistor control signal, in FIG. 33b a resulting row signal, and in FIGS. 33c and 33d an associated column signal for obtaining a uniform effect or a twisted effect;

[0088] FIG. 34 is a diagram showing a control circuit in accordance with a variant of the present invention, for generating column signals;

[0089] FIG. 35 shows row and column signals for a display addressed in a mode having two levels in accordance with the present invention, comprising a first level for transformation into T mode; and

[0090] FIG. 36 shows row and column signals for a display addressed by a mode having two sets in accordance with the present invention, comprising a first level for transformation into U mode.

[0091] Numerous variants can be envisaged in the context of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Variant 1 of the Invention

[0092] There follows initially a description of a first variant in accordance with the present invention, the description being given with reference to accompanying FIGS. 10, 11, and 12.

[0093] As can be seen in FIGS. 10 to 12, in the context of the present invention, the rising edge F_m of the signal that is to break anchoring (stage C) is in the form of a ramp. The duration of this ramp is written τ_R .

[0094] Examples of control signals for application to the terminals of the pixel in the first variant of the invention are shown in FIG. 10 for transformation into the U texture and in FIG. 11 for transformation into the T texture.

[0095] FIG. 10a reproduces the signal of FIG. 3 for U transformation and includes variant 1 of the invention. In this example the descending edge of the signal is formed by a rectilinear ramp.

[0096] FIG. 10b reproduces the signal of FIG. 6d for U transformation and includes variant 1 of the invention. In this example the descending edge of the signal is formed by a stepped signal having a single intermediate level.

[0097] FIG. 10c reproduces the signal of FIG. 7b for U transformation and includes variant 1 of the invention. In this example the descending edge of the signal is formed by a stepped signal having two successive levels.

[0098] FIG. 10d reproduces the signal of FIG. 8d for U transformation and includes variant 1 of the invention. In this example, the descending edge of the signal is formed by a signal having an intermediate level followed by a descending ramp, in turn followed by an abrupt descending edge.

[0099] FIG. 10e reproduces the signal of FIG. 9d for U transformation and includes variant 1 of the invention. In this example, the descending edge of the signal is formed by a stepped signal having three successive levels.

[0100] For each of the signals shown in FIG. 10, the drop between two successive levels of the descending edge must not exceed the critical threshold value ΔV .

[0101] FIG. 11a reproduces the signal of FIG. 2 for T transformation and includes variant 1 of the invention. In this example, the descending edge of the signal is formed by an abrupt edge.

[0102] FIG. 11b reproduces the signal of FIG. 6e for T transformation and includes variant 1 of the invention. In this example, the descending edge of the signal is formed by a stepped signal comprising a single intermediate level.

[0103] FIG. 11c reproduces the signal of FIG. 7e for T transformation and includes variant 1 of the invention. In this example, the descending edge of the signal is formed by a stepped signal comprising two successive levels, the second of these levels being greater in amplitude than the first.

[0104] FIG. 11d reproduces the signal of FIG. 8e for T transformation and includes variant 1 of the invention. In this example, the descending edge of the signal is formed by a signal comprising an intermediate level followed by a rising ramp, itself followed by an abrupt descending edge.

[0105] FIG. 11e reproduces the signal of FIG. 9e for T transformation and includes variant 1 of the invention. In this example, the descending edge of the signal is formed by a stepped signal comprising three successive levels, of amplitude that increases from each level to the following level.

[0106] For each of the signals shown in FIG. 11 the descending edge includes at least one sudden drop that is greater than the critical threshold value ΔV .

[0107] More generally, when the BiNem is multiplexed mode, variant 1 of the invention consists in replacing the conventional abrupt rising edge in the breaking signal by a sloping signal of duration τ_R .

[0108] The corresponding row signal is shown diagrammatically in FIG. 12. It has a sloping rising edge and a stepped descending edge with a single intermediate level. The row signal could equally well have a single level only, i.e. $A1=A2$.

[0109] In a two-level mode where the first level is said to be "simultaneous" (see below) the row signal of FIG. 12 may be applied simultaneously to a plurality of rows at once instead of row by row as is the case for a standard multiplexed mode.

[0110] In multiplexed mode, the associated column signal is as shown in FIGS. 7b (single positive squarewave pulse), 8b (positive signal with a sloping rising edge and an abrupt descending edge), or 9b (positive square pulse with two levels, the second being of amplitude, greater than the first) for U transformation and as shown in FIGS. 7c (single negative squarewave pulse), 8c (negative signal with a sloping rising edge and an abrupt descending edge), or 9c (negative square pulse with two levels, the second level being of greater amplitude than the first) for T transformation.

Variant 2 of the Invention

[0111] There follows a description of a second variant implementation in accordance with the present invention, described with reference to accompanying FIGS. 13, 14, and 15.

[0112] In FIGS. 13 to 15, there can be seen the same rising edge Fm in the signal that is for breaking anchoring (stage C) that presents a ramp waveform. The duration of the ramp is written τ_R .

[0113] The second variant of the invention can be described starting from the multiplexed addressing mode of the BiNem. This second variant of the invention recommends replacing the conventional abrupt descending edge of the row signal between the levels A1 and A2 by a descending edge Fd in the form of a slope of duration τ_R '.

[0114] The row signal in variant 2 of the invention, superposed on above-described variant 1 (sloping rising edge), is shown diagrammatically in FIG. 13. This signal comprises a sloping rising edge followed by a level for breaking anchoring, a sloping descending edge followed by a level, and a sudden drop for selection purposes.

[0115] In a two-level mode in which the first level is said to be simultaneous (see below), the row signal of FIG. 13 can be applied simultaneously to a plurality of rows at once instead of row by row as is the case in a standard multiplexed mode.

[0116] In multiplexed mode, the associated column signal is as shown in FIGS. 7b (single positive squarewave pulse), 7b (positive signal with a sloping rising edge and an abrupt descending edge), or 9b (a positive two-level pulse, the second level being of amplitude greater than the first) for U transformation, and as shown in FIGS. 7c (single negative squarewave pulse), 8c (negative signal with a sloping rising edge and an abrupt descending edge), or 9c (a two-level negative pulse, the second level being of amplitude greater than the first) for T transformation.

[0117] FIG. 14 shows pixel signals in variant 2 superposed on variant 1 for U transformation.

[0118] FIG. 14a reproduces the signal of FIG. 10b and superposes variant 2.

[0119] FIG. 14b reproduces the signal of FIG. 10c and superposes variant 2.

[0120] FIG. 14c reproduces the signal of FIG. 10d and superposes variant 2.

[0121] FIG. 14d reproduces the signal of FIG. 10e and superposes variant 2.

[0122] In this case also, for each of the signals shown in FIG. 14, the drop between two successive levels in the descending edge must not exceed the critical threshold value ΔV .

[0123] FIG. 15 shows examples of pixel signals in variant 2 superposed on variant 1, for T transformation.

[0124] FIG. 15a reproduces the signal of FIG. 11b and superposes variant 2.

[0125] FIG. 15b reproduces the signal of FIG. 11c and superposes variant 2.

[0126] FIG. 15c reproduces the signal of FIG. 11d and superposes variant 2.

[0127] FIG. 15d reproduces the signal of FIG. 11e and superposes variant 2.

[0128] In this case also, for each of the signals shown in FIG. 15, the descending edge includes at least one sudden drop of amplitude greater than the critical threshold value ΔV .

Other Column Signals

[0129] In addition to the column signals shown in FIGS. 7c, 8c, and 9c, a column signal as shown in FIG. 16 can be used in multiplexed modes in both variants of the invention. This column signal comprises a pulse of duration τ_c having a sloping rising edge and a level which is terminated by an abrupt descending edge.

[0130] The pixel signals corresponding to this waveform for the column signal as applied to variant 1 of the invention in combination with a row signal as shown in FIG. 12 are shown in FIG. 17a for U transformation and 17b for T transformation.

[0131] The signal shown in FIG. 17a has a sloping rising edge, a level for breaking anchoring, an abrupt descending edge segment, a level segment, a sloping descending edge segment another level segment, and a final abrupt descending edge.

[0132] The drop between two successive levels in the descending edge of the signal shown in FIG. 17a must not exceed the critical threshold value ΔV .

[0133] The signal shown in FIG. 17b comprises a sloping rising edge, a level for breaking anchoring, an abrupt descending edge segment, a level segment, a sloping rising edge segment, and a final abrupt descending edge.

[0134] The descending edge in the signal shown in FIG. 17b includes at least one sudden drop (preferably the last descending edge) of amplitude greater than the critical threshold value ΔV .

Range of Interest for the Numerical Value of the Slope Fm.

[0135] It is recalled that in conventional addressing of a BiNem, pulses are usually used having a duration of the order of 1 millisecond to several milliseconds. The amplitude of the voltage P1 for application to the pixel in which anchoring is to be broken is of the order of 10 V to 30 V for a cell having a thickness of 1.5 micrometers (μm) to 2 μm .

[0136] In the context of the present invention, the range of slopes for the rising edge Fm providing the advantages described below without excessively lengthening the duration of the addressing pulse is 0.5 V/ μs to 0.0001 V/ μs , and preferably 0.1 V/ μs to 0.005 V/ μs , i.e. for a voltage P1 of 20 V, a duration τ_R of 40 μs to 200 ms, preferably 200 μs to 4 ms. This duration τ_R is preferably greater than 300 μs . For the descending edge slope Fd (variant 2), the order of magnitude is the same.

Multiplexing Options: Obtaining a Mean Value of Zero

[0137] In order to take account of the risks of certain liquid crystal materials becoming degraded by electrolysis on being subjected to a DC voltage, it is advantageous to apply signals to the pixels that have a mean value of zero.

[0138] A first option is to use signals of opposite polarities following one another (described in document [3]). An example of the row signal of variant 1 of the invention using this option 1 is shown in FIG. 18 naturally, the column signal which is selected to be complementary and to have

one of the above-described waveforms, must likewise have alternating polarity inversions like the row signal.

[0139] A second option (also described in document [3]) is to invert the sign of the signals (row and column) for each image. FIG. 19 shows the row signal in accordance with variant 1 corresponding to this second option for achieving a symmetrical result.

[0140] The circuit delivering the row signal in the above examples and because of the need to deliver a symmetrical signal needs to deliver a voltage of $\pm A1$ giving a total excursion of $2.A1$. A considerable simplification of the row circuit can be achieved if the maximum excursion thereof is reduced to a value of less than $2.A1$. To do this, it suffices to change the operating midpoint V_M of the row signal and of the corresponding column signal synchronously during the second polarity. Thus, if the starting point is as shown in FIG. 18, the idea is to add a common voltage V_M to all of the row signals and column signals during the stage of making them symmetrical, where the value of V_M changes between two symmetrical stages. This third option is also described in document [3] and applies in the same manner as the preceding options to the signals of variant 1 of the invention.

[0141] FIG. 20 shows the reduction in the voltage excursion of the row circuit obtained using the voltage V_M , as applied to variant 1 of the invention, with, by way of example, a squarewave type column signal (FIG. 7b) for a U transformation (FIG. 20a shows the row signal; FIG. 20b shows the column signal; and FIG. 20c shows the resulting pixel signal). The pixel signal shown in FIG. 20c remains unchanged compared with the above-described signal shown in FIG. 10c, i.e. the signal as obtained with V_M .

[0142] The signal V_M is equal to V_{M1} during the first stage of symmetrification, and it is equal to V_{M2} during the second stage of symmetrification.

[0143] In a variant, a time interval may be added between the two stages of symmetrification.

[0144] Naturally, variant 2 of the invention, applied in combination with variant 1, is compatible with the various symmetrification operations for the purpose of obtaining a zero mean value.

Multiplexing Option: Addressing with Time Overlap Between Row Addressing Pulses

[0145] Document [4] describes an addressing mode for a BiNem screen with time overlap between row pulses. The signal involved (e.g. a two-level signal) still comprises an anchoring-breaking stage and a selection stage, and its total duration is A . The following row signal L2 is no longer offset by a duration τ_L from the origin of the preceding row signal L1, as is conventional, but by a shorter duration τ_D , such that:

[0146] $\tau_c \leq \tau_D < \tau_L$ with τ_c being the duration of the column signal.

[0147] This method of addressing which is intended mainly for increasing the speed at which an image can be displayed is specific to a BiNem, with switching that depends only on the waveform of the descending edge of the pixel signal.

[0148] Addressing with time overlap as described in document [4] is compatible with the signals described in variants 1 and 2 of the invention. FIG. 21 shows an example of this mode of addressing as applied to variant 1 of the invention, e.g. with squarewave-shaped column signals and with three consecutive rows being addressed at a time. The first four rows of FIG. 21 show the row signals applied to four successive rows of the screen, and the fifth row in FIG. 21 shows the corresponding column signal.

[0149] Naturally, any of the column signal waveforms described above could be used.

[0150] This mode of addressing can also be combined with a symmetrification method so as to obtain a zero mean value.

[0151] In this mode of addressing, the duration of the addressing pixel pulse is generally longer than the "conventional" duration which lies in the range 1 ms to a few ms. A shallower slope can thus be accepted in this example. A typical value for the slope in the example of a long addressing pulse is $0.001 \text{ V}/\mu\text{s}$, giving a duration τ_R of 20 ms.

ADVANTAGES OF THE INVENTION

[0152] A major advantage of the invention lies in limiting the current Iins that is drawn while addressing a pixel during the rise in the anchoring-breaking signal, as is explained below.

[0153] The amplitude of the breaking voltage to be reached across the pixel terminals is written V_0 (referred to as P1 in FIGS. 2 and 3 and A1 for a multiplexed signal as shown in FIGS. 6 to 9).

[0154] By way of example, a single pixel display is considered having capacitance C_p and series resistance (due to the ITO electrodes) R_p . This pixel is assumed to be controlled by a driver circuit having complementary metal oxide-on-silicon (CMOS) switches and a constant voltage source of voltage V_0 , as shown in FIG. 22.

[0155] The frequency of the control signal is written f . For a bistable liquid crystal display (LCD) this frequency is theoretically equal to the frequency with which it is desired to refresh the data displayed on the screen. However, in the calculation below which relates to the time required for addressing a screen, and more particularly the duration of a row pulse, long times must not be taken into consideration because of problems of liquid crystal electrolysis. For calculation purposes, a frequency of 10 hertz (Hz) is selected.

[0156] With the type of circuit shown in FIG. 22, and in obvious manner, the mean power consumption per pixel P_{mean} and the mean current I_{mean} delivered by the voltage source V_0 are given as follows:

$$P_{\text{mean}} = f C_p V_0^2$$

$$I_{\text{mean}} = f C_p V_0$$

[0157] There follows a calculation to give the maximum instantaneous current delivered by the voltage source V_0 for a rectangular signal and for a sloping signal applied to the terminals of the pixel.

Maximum Instantaneous Current for a Conventional Rectangular Signal

[0158] The instantaneous charging current for a pixel in response to a conventional rectangular control pulse is determined. The equivalent circuit given in FIG. 23 is for a rectangular applied signal $V(t)$ with zero rise time and amplitude V_0 .

[0159] The current flowing through the pixel at instant t after application of the pulse is a decreasing exponential:

$$I(t) = \frac{V_0}{R_p} \exp\left(-\frac{t}{R_p C_p}\right)$$

[0160] The maximum current occurs at $t=0$ and is equal to V_0/R_p . The charging pulse is short, having a duration approximately equal to $3R_p C_p$. These signals are shown in FIG. 24.

[0161] This calculation is correct providing the duration of the slope of the applied rectangular signal is much shorter than the time constant of the pixel, i.e. $R_p C_p$.

Maximum Instantaneous Current when the Signal has a Shallow Slope in Accordance with the Present Invention

[0162] In this example, the applied signal is a pulse having a shallow slope, with a rise time equal to τ_R at a maximum amplitude V_0 .

[0163] The current flowing through the pixel at instant t from the start of the pulse ($t < \tau_R$) is of the following form (cf. FIG. 25):

$$I(t) = \frac{V_0 C_p}{\tau_R} \left[1 - \exp\left(-\frac{t}{R_p C_p}\right) \right]$$

[0164] The instantaneous current is at a maximum at $t=\tau_R$ and is approximately equal to $V_0 C_p / \tau_R$.

[0165] The duration of this current peak is approximately equal to τ_R .

[0166] This calculation remains correct providing the duration of the slope τ_R is about three times greater than the time constant $R_p C_p$ of the pixel.

Comparisons Between the Two Examples

[0167] The following apply:

$$I_{mean} = f C_p V_0 \quad (\text{Equation 1})$$

$$I_{ins}(\text{square}) = V_0 / R_p$$

$$I_{ins}(\text{slope}) = \frac{V_0}{\tau_R} C_p$$

Giving

$$\frac{I_{ins}(\text{square})}{I_{mean}} = \frac{1}{R_p C_p f}$$

$$\frac{I_{ins}(\text{slope})}{I_{mean}} = \frac{1}{\tau_R f}$$

-continued

$$\frac{I_{ins}(\text{square})}{I_{ins}(\text{slope})_i} = \frac{\tau_R}{R_p C_p}$$

[0168] There follow various numerical applications with examples of bistable pixels of the BiNem type:

$$R_p = 1000 \Omega$$

with:

[0169] C_p /unit area 15 nanofarads per square centimeter (nF/cm^2);

[0170] $f=10$ Hz;

[0171] $\tau_R=400$ μs .

EXAMPLE 1

[0172] single directly-addressed pixel of area $=1$ cm^2 giving capacitance $C_p=15$ nF, i.e. $R_p C_p=15$ μs . Thus:

$$\tau_R \gg R_p C_p : 400 \mu\text{s} \gg 15 \mu\text{s}$$

$$\frac{I_{ins}(\text{square})}{I_{mean}} = 6000$$

$$\frac{I_{ins}(\text{slope})}{I_{mean}} = 250$$

$$\frac{I_{ins}(\text{square})}{I_{ins}(\text{slope})} = 24$$

EXAMPLE 2

[0173] row in a BiNem display in multiplexed mode.

[0174] Row dimension: 2 mm $\times$ 20 mm, i.e. an area of 40 $\text{mm}^2=0.4$ cm^2 .

[0175] $C_p=6$ nF

[0176] $R_p C_p=6$ μs

Giving:

$$\tau_R \gg R_p C_p : 400 \mu\text{s} \gg 6 \mu\text{s}$$

$$\frac{I_{ins}(\text{square})}{I_{mean}} = 15,000$$

$$\frac{I_{ins}(\text{slope})}{I_{mean}} = 250$$

$$\frac{I_{ins}(\text{square})}{I_{ins}(\text{slope})} = 60$$

[0177] It can thus be seen that changing from a conventional rectangular signal to a signal in accordance with the present invention presenting a slope of 400 μs duration reduces the instantaneous maximum current by a factor of more than 20. More generally, the improvement is proportional to the duration of the slope τ_R .

[0178] Another advantage of decreasing consumption is a reduction in the size needed for the transistors, and thus in the area of silicon that is needed to perform row and column

voltage switching, which means that the cost of the addressing electronics can be reduced.

First Embodiment of the Invention

[0179] There follows a description of a system using variant 1 of the invention. The example described comprises a display module using a BiNem type display for a contactless smart card having no battery or any other energy storage component, of the kind shown in **FIG. 26**. In this device, energy is supplied (intermittently) by an induction loop 50 and a power supply circuit 52. This circuit is connected to a microcontroller 54, a driver, circuit 56, and a BiNem display 58.

[0180] When the loop 50 is placed close to an emitter device, it powers the power supply circuit 52 which delivers a stabilized DC voltage to the microcontroller 54 and to the driver circuit 56. So long as the loop 50 is powered, the controller 54 can update the bistable display via the driver circuit 56. The power consumed for these operations must remain small since the amount of energy transferred via the loop 50 is limited to a power supply of the order of a few milliwatts (mW).

[0181] The rest of the time the system is not powered. The information that can be read from the BiNem display 58 is thus the information that results from the most recent update.

[0182] Under all circumstances, a power supply circuit can deliver a maximum instantaneous current I_{Max} , and above that value it can no longer maintain the nominal voltage for which it is designed. If the current consumed by the driver circuit 56 exceeds the acceptable maximum value, even briefly, then a voltage drop occurs (cf. **FIG. 27**), and it is no longer guaranteed that the logic circuits or the microcontroller 54 will operate properly. A general system failure can then occur.

[0183] A conventional BiNem display operates with signals that are initially rectangular: the maximum instantaneous power that it consumes can be high.

[0184] The instantaneous maximum power calculation described above gives:

$$I_{ins(square)} = V_0 / R_p$$

Thus with $V_0 = 20$ V and $R_p = 1000 \Omega$ (the above numerical example),

$$I_{ins} = 20 \text{ mA}$$

Whereas the mean current I_{mean} is:

$$I_{mean} = f C_p V_0 = 0.003 \text{ mA for } C_p = 15 \text{ nF}$$

[0185] The maximum instantaneous current I_{ins} that the source must be capable of delivering is much greater than I_{mean} since the pixel: charges and discharges mainly during switching of the control signal. With conventional rectangular control signals, current is zero or nearly zero nearly all the time, but presents marked peaks each time voltage switches.

[0186] During current consumption peaks, it is clear that the power needed can exceed the available instantaneous power from the energy source.

NUMERICALLY-WORKED EXAMPLE

[0187] Typically, the power available with an induction loop 50 as described above is of the order of 20 mW.

[0188] The maximum instantaneous power for a square-wave type signal is:

$$P_{(ins \text{ max, square})} = R_p \cdot I_{ins(square)}^2 = 400 \text{ mW}$$

[0189] It is clear that a standard induction loop cannot deliver such a level of instantaneous power.

[0190] In general, this difficulty is solved by adding an energy storage component (capacitor, inductor, or storage battery) to the power supply circuit 52. This component stores the energy which the circuit will require during its peaks of consumption.

[0191] However, in a smart card application, which needs to comply with a very small maximum thickness, compactness constraints are so severe that it is not possible to add energy-storage components. Nor is it possible to integrate the required capacitance in monolithic integrated circuits on silicon (it would be necessary to devote tens of square millimeters (mm^2) of silicon, which is absurd, economically speaking).

[0192] The present invention seeks to provide a solution to this problem by enabling the instantaneous power requirement of the display to be reduced.

NUMERICALLY-WORKED EXAMPLE

[0193] It is assumed that $\tau_R = 2.5$ ms.

[0194] The maximum instantaneous power for a signal in accordance with the present invention possessing such a slope is given by:

$$P_{(ins \text{ max, slope})} = V_0 \cdot I_{ins(slope)} = \frac{V_0^2}{\tau_R} C_p = 2.4 \text{ mW}$$

[0195] This power can be delivered by the induction loop 50.

Generating the Signals Described in the Invention

[0196] In order to simplify the description, the example described relates to a driver circuit 56 connected to a BiNem display matrix 58 comprising two rows L1 and L2 multiplexed by two columns C1 and C2 (giving four pixels that are addressable in multiplexed mode). This is shown in **FIG. 28**.

[0197] It is assumed that a positive single-pole multiplexing scheme is used for the rows L1 and L2 and a bipolar scheme is used for the columns C1 and C2, with V_M being constant (as shown in **FIG. 29**). This multiplexing scheme together with the signals shown in **FIG. 29** corresponds to an arbitrary choice for fixing ideas, and other variants described above could be used without changing the nature of the implementations proposed. It should be observed that as shown diagrammatically in **FIG. 29**, the signals shown correspond to a U state at the intersection of row L1 and column C1 and a T state at the other intersections of the rows and the columns of the display.

[0198] The control circuit 56 can then be constituted by ten analog switches C01 to C010 as shown in **FIG. 30** (more generally the number of switches is twice the number of rows plus three times the number of columns):

[0199] each row signal is obtained by switching one of two voltages VL(t) or 0V by using switches Co1 to, Co4; and

[0200] each column control signal is obtained by switching one of three voltages +C(t), -C(t), or 0V via switches Co5 to Co10.

[0201] In this example, it is necessary to provide the time-varying analog signals VL(t), +C(t), and -C(t) as shown in FIG. 31. These analog signals are naturally synchronized with the multiplexing stages.

[0202] It is known that analog switches Co can be made using transistors. Driver circuits 56 for liquid crystal displays conventionally use MOS technology or variants of such technology for transistors, which transistors are characterized by the maximum voltages that they can switch.

[0203] Nevertheless, it should be observed that in this context, the driver circuit 56 must include a device enabling ramp signals VL(t) and C(t) to be generated for use by the switching stages.

[0204] This difficulty can be avoided so as to reduce the complexity and thus the surface area of silicon or the cost of manufacturing the driver circuit by using a second implementation.

[0205] In this second implementation, the driver circuit 56 includes a circuit that generates constant voltages only for feeding the switching stages Co.

[0206] This implementation takes advantage of the characteristics of the transistor for generating ramps. Transistors are normally used by "digital" electronic circuit designers as on/off switches. The control electrode jumps from a voltage at which the transistor constitutes an insulator to a voltage for which the transistor conducts like a resistor. Nevertheless, between those two voltages, there exist intermediate values for the control voltage where the transistor passes a constant current i over a broad range of voltages applied to its terminal. If the transistor is connected to a generator in series with a capacitor of capacitance C , then the voltage across the terminals of the capacitor is a ramp having the following-slope:

$$\frac{dV}{dt} = \frac{C}{i}$$

which ramp terminates when the capacitor has been charged to the voltage of the generator.

[0207] A row circuit based on this principle is shown in FIG. 32. It comprises only two MOS transistors 60 and 62. The main conduction paths of these two transistors 60, 62 are connected in series between ground and a power supply terminal 64 capable of receiving either voltage V1 or voltage V2. The control electrodes of these two transistors are connected in common. The output from this circuit which is connected to the row electrodes is taken from the drain/source common point of the transistors-60 and 62. The transistor 60 is connected to the power supply terminal. The transistor 62 is connected to ground.

[0208] FIG. 33 shows the signals associated with this circuit. More precisely, FIG. 33a shows the control signal

applied to the control electrodes of the transistors 60 and 62, FIG. 33b shows the resulting row signal taken from the common drain/source terminal of the transistors 60 and 62, FIG. 33c shows a column signal applied to the display to obtain a uniform state, and FIG. 33d shows the column signal applied to the display to obtain a twisted state.

[0209] Essentially, the control signal shown in FIG. 33a comprises a first state E1 during which both transistors 60 and 62 are off (row voltage is zero), a second state E2 during which the transistor 60 is conductive (row voltage increases progressively so as to reach voltage V1), a third state E3 during which both transistors 60 and 62 are off (row voltage remains at the value V1), a fourth state E4 during which the transistor 62 is conductive (row voltage decreases progressively down to voltage V2), a fifth state E5 during which transistor 60' is conductive (row voltage is maintained at V2), a sixth state E6 during which transistor 62 is conductive (row voltage drops to zero), and a seventh state E7 during which both transistors 60 and 62 are off (row voltage remains at zero).

[0210] During the rising ramp (state E2) and the level V1 (state E3), the power supply delivers the voltage V1. During the first descending ramp (state E4) it is necessary for the power supply to switch from V1 to V2. It remains at V2 during the level which corresponds to state E5. The power supply is then returned to zero. A variant without a second level (state E5) enables operation to be simplified by using a constant power supply voltage V1.

[0211] The slope of the ramps is adjustable by adjusting the voltages of the control electrodes of the transistors 60 and 62.

[0212] This circuit enables the polarity of the signals to be changed from one image to another so as to obtain a mean voltage value that is zero across the terminals of the pixels. Only the control signals and the power supply voltages need to be adapted. The power supply voltages are 0, V1, and V2 for positive signals and 0, V1-V2, and V1 for negative signals.

[0213] Both transistors 60 and 62 need to be dimensioned so as to be capable of accepting the strong current during the descent at the end of the row signal and the power that is dissipated during the ramps. For the positive signal the strong current passes through the transistor 62, and for the following image when the signal is negative, it passes through the transistor 60. Nevertheless, it should be observed that these strong currents do not draw on the power supply of the device. These currents are due to the capacitors constituted by the pixels discharging.

[0214] A column circuit based on this principle is shown in FIG. 34. It has three MOS transistors 70, 72, and 78.

[0215] In comparable manner to transistors 60 and 62, the main conduction paths of the two transistors 70 and 72 are connected in series between a power supply terminal 74 suitable for receiving either a voltage +C or a voltage V_0+C , and a power supply terminal 76 suitable for receiving either a voltage -C or a voltage V_0-C . The control electrodes of the transistors 70 and 72 are connected in common. The output from the circuit which is connected to the column electrodes is taken from the interconnected sources of the two complementary transistors 70 and 72. The transistor 70

is adjacent to the power supply terminal **74**. The transistor **72** is adjacent to the power supply terminal **76**.

[0216] The main conduction path of the transistor **78** is connected between the output from the circuit (point in common constituting the sources of transistors **70** and **72**) and a power supply terminal capable of receiving one or other of the voltages 0 and V_0 .

[0217] The transistors **70** and **72** deliver the constant currents of the column ramps when they are controlled to be in the conductive state. They may be small in size. The transistor **78** must be capable of passing the end-of-signal current. It operates as an on/off switch. For the image displayed by means of a positive signal, this circuit is powered by the voltages +C, 0, and -C. For the image displayed by a negative signal, the voltages are V_0+C , V_0 , and V_0-C .

Second Embodiment of the Invention

[0218] The parameters of the liquid crystal cell, the voltages and addressing mode, and the operating temperature all constitute factors that can influence the switching of a BiNem cell. It should be observed that depending on the values of these factors, one of the textures can be "easy" to obtain while the other texture becomes "difficult" to obtain. For example, this applies particularly with the temperature factor, which is well known to influence the properties of liquid crystals and thus the characteristics of the hydrodynamic flow constituting the origin of switching to the T texture.

[0219] Furthermore, switching a BiNem cell causes the liquid crystal to move in the alignment direction of the molecules. This switching takes place more easily when the area that is to be switched is large. Thus, switching a plurality of rows simultaneously (a "packet" of rows), or indeed the entire display ("collective" switching) is easier than switching row by row.

[0220] These two observations in combination make it advisable to address a BiNem display in two steps:

[0221] a "simultaneous" first step in which the pixels of the display are switched in packets or collectively to take up the "difficult" texture (using a sloping rising edge); and

[0222] a second step in which the entire display is addressed in a conventional multiplexed mode so as to switch those pixels of the display that are to take on the "difficult" state (with a rising edge that may or may not be sloping).

[0223] When using this two-step-mode of addressing, simultaneous switching of some number of rows during the first step will cause the electronics to draw a large amount of current.

[0224] One solution then consists in using a signal of rising edge in accordance with the invention as the signal V_{simul} which is applied simultaneously to a plurality of rows. In application of formula 1, using a sloping signal simultaneously over the entire display enables the peak current drawn to be reduced by a factor $F(col)=\tau_R/RC(display)$. Using a simultaneous signal on a packet of rows, where each packet of rows represents a fraction r of the surface area, where the fraction r =the area of the packet of rows divided

by the total area of all of the rows, enables the peak current drawn to be reduced by a further factor of r . Thus, $F(packet)=F(col)/r$.

[0225] The gradient of the slope may differ depending on the values of various factors such as the operating temperature of the display, for example.

[0226] An implementation of addressing in two steps in accordance with the invention is shown in **FIG. 35**, taking by way of example a collective signal of the type for T transformation. Two rows n and $n+1$ are involved in this non-limiting example, and the principle can be generalized to the entire display. The parameters (V_{sT} , τ_R/τ'_p) of the row signal V_{simul} applied simultaneously to a plurality of rows are adapted to the collective switching-mode and can vary as a function of certain parameters. In this case, V_{simul} has only one level, but it could equally well have two or more. The parameters (V^1 , V^2 , τ'_1 , τ'_2 , V^c , τ'_c) of the multiplexing signals are also adapted and may take on values that are different from those used in the simple multiplexed mode.

[0227] An implementation of two-step addressing in accordance with the invention is shown in **FIG. 36** using by way of example a collective signal of the U transformation type. Two rows n and $n+1$ are involved in this non-limiting example, and the principle can be generalized to the entire display. The parameters (V_{sU1} , V_{sU2} , τ_R , τ'_p) of the row signal V_{simul} applied simultaneously to a plurality of rows are adapted to the collective switching mode and can vary as a function of various parameters. The multiplexing signal parameters (V^1 , V^2 , τ'_1 , τ'_2 , V^c , τ'_c) are likewise adapted and can take on values that are different from those used in the simple multiplexed mode.

[0228] Simultaneous switching for the difficult texture can be performed in "packets" of p rows, which are subsequently addressed in multiplexed mode, and then the following packet of p rows is addressed collectively and then in multiplexed mode, and so on until all of the rows of the display have been addressed.

[0229] Simultaneous switching for the difficult texture can also be performed collectively for all of the rows of the display, and then the display can be addressed in multiplexed mode for all of its rows, in the conventional manner.

[0230] Addressing as shown in **FIG. 35** has been implemented on a BiNem display of 480 rows×640 columns. Table I below gives the values for the parameters used for V_{simul} applied collectively to all of the display. These values vary with the temperature at which the display is used.

TABLE I

Example parameters for V_{simul} applied "collectively" for a 480 × 640 BiNem display			
Parameters V_{simul} (collective)	T = 0° C.	T = 25° C.	T = 40° C.
V_{sT} (volt)	30	25	15
τ_R (μs)	50,000	20,000	500
τ'_p (μs)	10,000	10,000	10,000
V_{sT}/τ_R (volt/μs)	0.0006	0.00125	0.03

[0231] It can be seen that for $T=0^\circ$, the duration of the simultaneous step is 60 ms which leads to an optical

disturbance over the entire display which is visible to an observer and is visually unpleasant.

[0232] Addressing the same display in packets of 48 rows, for example (instead of all 480 as above) enables the duration of the simultaneous step for one packet to be reduced, leading to a corresponding reduction in the induced optical disturbance while still retaining the same current. The capacitance of the switched area is divided by 10 so the rise time τ_R can be divided by the same factor of 10 while conserving the same instantaneous current. Table II gives an example of simultaneous switching by packets of 48 rows while conserving the same instantaneous current as in the example of Table I.

TABLE II

An example of parameters for V_{simul} applied "in packets" of 48 rows, for a 480 × 640 BiNem display			
Parameters V_{simul} (by packets of 48 rows)	T = 0° C.	T = 25° C.	T = 40° C.
V_{sT} (volt)	30	25	15
τ_R (μ s)	5,000	2,000	50
τ'_p (μ s)	10,000	10,000	10,000
V_{sT}/τ_R (volt/ μ s)	0.006	0.0125	0.3

[0233] The signal V_{simul} can be a positive monopolar signal, a negative monopolar signal, or a bipolar signal that is not necessarily symmetrical. The important point is not its exact waveform but its function, which is to cause the rows of a display to switch either collectively or in packets so as to put them in a well-defined state (liquid crystal texture) prior to applying multiplexing signals, while simultaneously ensuring that the electronics of the display remain with an instantaneous current that is acceptable by virtue of using a slope in accordance with the invention.

[0234] In a conventional passive display device, the voltage ramp is easily generated by using conventional methods such as a digital-to-analog converter followed by amplifier stages. The signal is then applied to screen rows via row driver stages.

[0235] With a digital driver circuit, the digital-to-analog converter is integrated therein.

[0236] Naturally, the present invention is not restricted to the particular embodiments described above. It extends to any variant within its spirit.

[0237] In particular, the present invention can be applied equally well to making passive displays as to making active displays in which each pixel is controlled by a respective component, e.g. a transistor, that is itself capable of being switched between a conductive state and a non-conductive state.

[0238] Doc [1]: U.S. Pat. No. 6,327,017.

[0239] Doc [2]: C. Joubert, proceedings SID 2002, pp. 30-33.

[0240] Doc [3]: French patent No. 0 201 448.

[0241] Doc [4]: French patent 0 204 940.

1. A display device comprising a bistable nematic liquid crystal matrix screen (58) with breaking of anchoring, the device being characterized in that it includes addressing means (56) suitable for generating and applying control signals to each pixel of the matrix screen, the control signals having sloping rising edges (Fm) presenting a gradient lying in the range 0.5 V/ μ s to 0.0001 V/ μ s.

2. A device according to claim 1, characterized by the fact that it uses two textures, one of which is uniform or lightly twisted in which the molecules are at least substantially parallel to one another, and the other of which differs from the first by a twist of the order of plus or minus 180°.

3. A device according to claim 1 or claim 2, characterized by the fact that the addressing means (56) are adapted to generate signals comprising two stages: a first stage for breaking anchoring, and a second stage for selection purposes.

4. A device according to claim 3, characterized by the fact that in order to obtain a uniform texture, the addressing means (56) are adapted to generate signals for which the drop between two successive levels in the descending edge of the selection stage does not exceed a critical threshold value ΔV , while for obtaining a twisted texture, the descending edge includes at least one sudden drop greater than the critical threshold value ΔV .

5. A device according to any one of claims 1 to 4, characterized by the fact that the rising edge (Fm) presents a gradient of 0.1 V/ μ s to 0.005 V/ μ s.

6. A device according to any one of claims 1 to 5, characterized by the fact that the rising edge (Fm) presents a duration τ_R of 40 μ s to 20 ms, and preferably of 200 μ s to 4 ms.

7. A device according to any one of claims 1 to 5, characterized by the fact that the rising edge (Fm) presents a duration τ_R greater than 300 μ s.

8. A device according to any one of claims 1 to 7, characterized by the fact that the addressing and control signals also have sloping descending edges (Fd) at the end of a stage of breaking anchoring.

9. A device according to claim 8, characterized by the fact that the gradient of the descending edge (Fd) is of the same order of magnitude as the gradient of the rising edge (Fm).

10. A device according to any one of claims 1 to 9, characterized by the fact that each pixel is controlled by a respective component, e.g. a transistor, capable of being switched between a conductive state and a non-conductive state.

11. A device according to any one of claims 1 to 10, characterized by the fact that the duration of a column signal is shorter than the duration of the last level of a row pulse.

12. A device according to any one of claims 1 to 11, characterized by the fact that the column signal is in the form of a squarewave.

13. A device according to any-one of claims 1 to 11, characterized by the fact that the column signal is in the form of a ramp.

14. A device according to any one of claims 1 to 11, characterized by the fact that the column signal has two successive levels.

15. A device according to any one of claims 1 to 14, characterized by the fact that the addressing means are adapted to generate signals on each of the pixels that have a mean value of zero.

16. A device according to any one of claims 1 to 15, characterized by the fact that the addressing means are adapted to generate signals on each of the pixels that are successively of opposite polarities.

17. A device according to any one of claims 1 to 15, characterized by the fact that the addressing means are adapted to generate successive row and column signals of opposite polarities.

18. A device according to any one of claims 1 to 15, characterized by the fact that the addressing means are adapted to generate signals on each of the pixels that are inverted on each image.

19. A device according to any one of claims 1 to 15, characterized by the fact that the addressing means are adapted to add a common voltage V_M to all of the row and column signals.

20. A device according to any one of claims 1 to 19, characterized by the fact that the addressing means are adapted to address a plurality of rows simultaneously using similar row signals that are offset in time for a duration greater than or equal to the time required for applying column voltages.

21. A device according to any one of claims 1 to 20, characterized by the fact that the end of the column signals is synchronized on the end of the row signals.

22. A device according to claim 20 or claim 21, characterized by the fact that:

$$\tau_c \leq \tau_D < \tau_L$$

in which relationship:

τ_D represents the time offset between two row signals;

τ_L represents the row addressing time comprising at least an anchoring breaking stage and a texture selection stage; and

τ_c represents the duration of a column signal.

23. A device according to any one of claims 1 to 22, characterized by the fact that the control signals include at least a first step during which the signals are adapted to switch at least one packet of pixels, preferably row pixels, collectively into the same state.

24. A device according to claim 23, characterized by the fact that the signals of the first step are adapted to switch the packet of preferably row pixels into a state that is "difficult".

25. A device according to claim 23 or claim 24, characterized by the fact that the signals of the first step present a sloping rising edge.

26. A device according to any one of claims 23 to 25, characterized by the fact that the control signals include a second step during which the entire display is addressed in multiplexed mode in order to switch each pixel into a selected respective state.

27. A device according to any one of claims 23 to 26, characterized by the fact that the signals of the second step are adapted to switch certain selected pixels, preferably rows, into an easy state.

28. A device according to any one of claims 23 to 27, characterized by the fact that the signals of the second step present a rising edge that slopes.

29. A device according to any one of claims 23 to 28, characterized by the fact that the signals of the first step are applied simultaneously to all of the pixels, preferably rows.

30. A device according to any one of claims 1 to 29, characterized by the fact that the descending edge of a pixel signal selection stage is formed by a rectilinear ramp to obtain a uniform state.

31. A device according to any one of claims 1 to 29, characterized by the fact that the descending edge of a pixel signal selection stage is formed by a squarewave signal having a single intermediate level for obtaining a uniform state.

32. A device according to any one of claims 1 to 29, characterized by the fact that the descending edge of a pixel signal selection stage is formed by a squarewave signal having two successive levels for obtaining a uniform state.

33. A device according to any one of claims 1 to 29, characterized by the fact that the descending edge of a pixel signal selection stage is formed by a signal comprising an intermediate level followed by a descending ramp, itself followed by an abrupt descending edge to obtain a uniform state.

34. A device according to any one of claims 1 to 29, characterized by the fact that the descending edge of a pixel signal selection stage is formed by a squarewave signal having three successive levels to obtain a uniform state.

35. A device according to any one of claims 1 to 34, characterized by the fact that the descending edge of a pixel signal selection stage is formed by an abrupt edge to obtain a twisted state.

36. A device according to any one of claims 1 to 34, characterized by the fact that the descending edge of a pixel signal selection stage is formed by a squarewave signal having a signal intermediate level for obtaining a twisted state.

37. A device according to any one of claims 1 to 34, characterized by the fact that the descending edge of a pixel signal selection stage is formed by a squarewave signal having two successive levels, the second of these levels having an amplitude greater than the first in order to obtain a twisted state.

38. A device according to any one of claims 1 to 34, characterized by the fact that the descending edge of a pixel signal selection stage is formed by a signal having an intermediate level followed by a rising ramp, itself followed by an abrupt descending edge in order to obtain a twisted state.

39. A device according to any one of claims 1 to 34, characterized by the fact that the descending edge of a pixel signal selection stage is formed by a squarewave signal having three successive levels of respective increasing amplitude from one level to the following level in order to obtain a twisted state.

40. A device according to any one of claims 1 to 39, characterized by the fact that the addressing means (56) are adapted to generate row signals comprising a sloping rising edge and a squarewave descending edge including a single intermediate level.

41. A device according to any one of claims 1 to 39, characterized by the fact that the addressing means (56) are adapted to generate row signals comprising a sloping rising edge followed by a level to break anchoring, a sloping descending edge followed by a level, and a sudden drop for selection purposes.

42. A device according to any one of claims 1 to 41, characterized by the fact that the addressing means (56) are adapted to generate column signals in the form of single squarewave pulses.

43. A device according to any one of claims 1 to 41, characterized by the fact that the addressing means (56) are adapted to generate column signals in the form of signals each having a sloping rising edge and an abrupt descending edge.

44. A device according to any one of claims 1 to 41, characterized by the fact that the addressing means (56) are adapted to generate column signals in the form of square-wave signals having two levels, the second level being of greater amplitude than the first.

45. A device according to any one of claims 1 to 41, characterized by the fact that the addressing means (56) are adapted to generate column signals each in the form of a pulse having a sloping rising edge, and a level which terminates in an abrupt descending edge.

46. A device according to any one of claims 1 to 45, characterized by the fact that the addressing means (56) comprise analog switches (Co1 to Co10) adapted to generate a row signal for switching one out of two voltages VL(t) or 0V, and for generating a column signal to switch one out of three voltages +C(t), -C(t), or 0V.

47. A device according to claim 46, characterized by the fact that the addressing means (56) comprise a number of analog switches equal to twice the number of rows plus three times the number of columns.

48. A device according to claim 46 or claim 47, characterized by the fact that the analog switches are fed with time-varying analog signals (VL(t), +C(t), and -C(t)).

49. A device according to any one of claims 1 to 47, characterized by the fact that the addressing means (56)

comprise analog switches powered by constant voltages (V1, V2, +C, V₀+C, -C, V₀-C).

50. A device according to any one of claims 1 to 49, characterized by the fact that the addressing means (56) comprise, for each row, a control circuit comprising two complementary transistors (60, 62) whose main conduction paths are connected in series between ground and a power supply terminal (64) capable of receiving the voltages V1 or V2 in alternation.

51. A device according to claim 50, characterized by the fact that the power supply terminal (64) receives the voltages V1 and V2 for positive signals and the voltages 0V and V1-V2 for negative signals.

52. A device according to any one of claims 1 to 51, characterized by the fact that the addressing means (56) comprise, for each column: a control circuit having three transistors (70, 72, 78), two of the transistors (70, 72) having main conduction paths connected in series between a power supply terminal (74) suitable for receiving the voltages +C or V₀+C in alternation, and a power supply terminal (76) suitable for receiving the voltages -C or V₀-C in alternation, and a third transistor (78) whose main conduction path is placed between the common point of the two above-mentioned transistors (70, 72) and a power supply terminal (79) suitable for receiving the voltages 0V and V₀ in alternation.

53. A method of electrically controlling a bistable nematic liquid crystal matrix screen with breaking of anchoring, the method being characterized in that it comprises generating and applying addressing and control signals to the matrix screen, which signals include sloping rising edges.

* * * * *

专利名称(译)	双稳态向列型液晶显示方法和装置		
公开(公告)号	US20060152458A1	公开(公告)日	2006-07-13
申请号	US10/545940	申请日	2004-02-19
[标]申请(专利权)人(译)	ANGELE JACQUES 马丁诺特拉加德PHILIPPE VERCELLETTO ROMAIN		
申请(专利权)人(译)	ANGELE JACQUES 马丁诺特, 拉加德PHILIPPE VERCELLETTO ROMAIN		
当前申请(专利权)人(译)	法国BREVETS		
[标]发明人	ANGELE JACQUES MARTINOT LAGARDE PHILIPPE VERCELLETTO ROMAIN		
发明人	ANGELE, JACQUES MARTINOT-LAGARDE, PHILIPPE VERCELLETTO, ROMAIN		
IPC分类号	G09G3/36		
CPC分类号	G09G3/3629 G09G2300/0486 G09G2310/066 G09G2330/02		
优先权	2003002074 2003-02-20 FR		
其他公开文献	US7724221		
外部链接	Espacenet USPTO		

摘要(译)

本发明提供一种显示装置, 包括具有断开锚定的双稳态向列液晶矩阵屏, 该装置的特征在于它包括适于产生控制信号并将控制信号施加到矩阵屏的每个像素的寻址装置, 该控制信号具有倾斜上升沿呈现出0.5 V / μ s至0.0001 V / μ s范围内的梯度。

