



US 20010002854A1

(19) **United States**(12) **Patent Application Publication****Nagase et al.**(10) **Pub. No.: US 2001/0002854 A1**(43) **Pub. Date: Jun. 7, 2001**(54) **LIQUID CRYSTAL DISPLAY DEVICE**(52) **U.S. Cl. 349/38; 349/42**(75) **Inventors: Yoji Nagase, Kawasaki (JP); Yoshinori Tanaka, Kawasaki (JP)**(57) **ABSTRACT**

Correspondence Address:
GREER, BURNS & CRAIN
300 S WACKER DR
25TH FLOOR
CHICAGO, IL 60606 (US)

(73) **Assignee: FUJITSU LIMITED**(21) **Appl. No.: 09/728,767**(22) **Filed: Dec. 1, 2000**(30) **Foreign Application Priority Data**

Dec. 3, 1999 (JP) 11-345307

Publication Classification(51) **Int. Cl.⁷ G02F 1/1343; G02F 1/136**

A storage capacitance Cs_0 ($=Cs+Cs_{add}$) added to a pixel capacitance is set such that a transmittance T_1 at a voltage V_1 of a pixel electrode becomes substantially equal to a transmittance T_2 at a voltage V_2 of the pixel electrode when a holding period is terminated. In the case of a normally black type liquid crystal display device, for example, when it is assumed that a white data voltage is V_{dW} , a liquid crystal capacitance in white display is C_{lcW} , and a liquid crystal capacitance in black display is C_{lcB} , a capacitance value of the storage capacitance Cs_0 is set such that difference between the transmittance obtained at the pixel voltage, that is changed by an amount of variation ΔV s of a pixel voltage expressed by $\Delta V_s = V_{dW} ((C_{lcW} - C_{lcB}) / (C_{lcW} + Cs_0))$, and the transmittance obtained at the white data voltage V_{dW} can be reduced smaller than 13% of the transmittance obtained at the white data voltage V_{dW} . Accordingly, a predetermined brightness can be obtained by one scanning in response to a display data signal.




FIG. 1 (Prior Art)




FIG. 2

Equivalent Circuit of One Pixel




FIG. 3

Brightness Change of a Liquid Crystal Display Device




FIG. 4

Electrode Voltage Waveform




FIG. 5

Dependency of a Dielectric Constant of a
Liquid Crystal on a Voltage




FIG. 6

Dependency of Transmittance of a
Liquid Crystal on a Voltage




FIG. 7

Principle of the Present Invention




FIG. 8

Change in Brightness of a Liquid Crystal Display Device (The Invention)




FIG. 9

Liquid Crystal Display Device




FIG. 10




FIG. 11A




FIG. 11B




FIG. 12

Response Time of a Liquid Crystal Display
Device in the Prior Art




FIG. 13

Response Time of a Liquid Crystal Display
Device of a First Embodiment




FIG. 14




FIG. 15




FIG. 16A




FIG. 16B




FIG. 17A




FIG. 17B




FIG. 18





FIG. 19



LIQUID CRYSTAL DISPLAY DEVICE

BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates to an active matrix type liquid crystal display device and, more particularly, a liquid crystal display device suitable for the display of the moving picture.

[0003] 2. Description of the Prior Art

[0004] The active matrix type liquid crystal display device can prevent the cross talk by providing switching elements, which are turned OFF to cut off the signal when they are not selected, to respective pixels and also can exhibit the excellent display characteristic rather than the simple matrix type liquid crystal display device. In particular, since the liquid crystal display device employing TFTs (Thin Film Transistors) as the switching elements has a high TFT driving capability, it can exhibit the excellent display characteristic that is equivalent to the CRT (Cathode Ray Tube). Therefore, in recent years, the active matrix type liquid crystal display device is widely used in the personal computer and other OA (Office Automation) equipments.

[0005] The moving pictures are often displayed on the personal computer because of the spread of the multimedia. Also, in case the liquid crystal display device is employed in the TV receiver set, the high quality moving picture displaying performance is requested. Therefore, the liquid crystal display device is requested to increase much more a response speed.

[0006] In general, the liquid crystal display device has a structure in which the liquid crystal is sealed between two sheets of transparent substrates. Opposing electrodes, color filters, an alignment film, etc. are formed on one surface side of two surfaces (opposing surfaces) of these transparent substrates opposing to each other, while TFTs, pixel electrodes, the alignment film, etc. are formed on the other surface side. In addition, polarizing plates are stuck onto the opposing surface of the transparent substrate and the surface on the opposite side respectively. These two sheets of polarizing plates are arranged such that polarization axes of the polarizing plates can intersect orthogonally with each other, for example. According to this, the liquid crystal display device is set to the mode in which the light is transmitted when no electric field is applied and the light is cut off when the electric field is applied, i.e., the normally white mode. Also, if the polarization axes of two sheets of polarizing plates are positioned in parallel, the liquid crystal display device is set to the normally black mode. In the following explanation, the substrate on which the TFTs, the pixel electrodes, etc. are formed is referred to as a TFT substrate, and the substrate on which the opposing electrodes, the color filters, etc. is referred to as an opposing substrate.

[0007] FIG. 1 is a plan view of the TFT substrate showing one pixel of the MVA (Multi-domain Vertical Alignment) system liquid crystal display device in the prior art. This MVA system liquid crystal display device is set forth in detail in Japanese Patent 2947350 Gazette issued to the applicant of this application, for example.

[0008] A plurality of gate bus lines 611 are formed in parallel with each other on a display portion of the liquid

crystal display device. Also, a plurality of data bus lines 661 are formed on the display portion of the liquid crystal display device to intersect orthogonally with the gate bus lines 611. Rectangular regions that are partitioned with the gate bus lines 611 and the data bus lines 661 are pixel regions respectively. In addition, storage capacitance bus lines 612 are formed between the gate bus lines 611 in parallel with the gate bus lines 611.

[0009] A pixel electrode 68 and a TFT 69 are formed in the pixel region respectively. The pixel electrode 68 is formed of transparent conductive material such as ITO (Indium-Tin Oxide), or the like. In this example, a plurality of slits 68a that are arranged in the oblique direction are provided in the pixel electrode 68. The so-called alignment division (multi-domain) can be achieved by the slits 68a and projections provided on the opposing substrate side.

[0010] A silicon film (not shown) acting as an active layer of the TFT 69 is selectively formed over the gate bus lines 611. A part of the gate bus line 611 acts as a gate electrode of the TFT 69. Also, a source electrode 663 and a drain electrode 662 are formed on both sides of the silicon film respectively. The source electrode 663 is electrically connected to the pixel electrode 68, and the drain electrode 662 is electrically connected to the data bus line 661.

[0011] In the liquid crystal display device constructed in this manner, when a scanning pulse is supplied to the gate bus line 611, the TFT 69 is turned ON and then a display data signal that has been supplied to the gate bus line 611 is loaded onto the pixel electrode 68. Thus, the direction of liquid crystal molecules contained between the pixel electrode 68 and the opposing electrode is changed in the direction to correspond to the direction of the electric field, and thus the light transmittance is changed. A desired image can be displayed on the liquid crystal display device by controlling the light transmittance of all pixels of the display screen.

[0012] In the meanwhile, storage capacitances are formed in parallel with the liquid crystal capacitances in the prior art. In general, the storage capacitance is formed by the storage capacitance bus line 612, the pixel electrode 68, and an insulating film formed between them. For the purpose of relaxing the residual phenomenon of the image (so-called sticking), this storage capacitance is set to reduce the DC voltage applied to the liquid crystal smaller than a constant level. More particularly, a magnitude of the feed-through voltage is calculated based on the parasitic capacitance between the gate electrode of the TFT 69 and the pixel electrode 68, the dielectric constant of the liquid crystal, etc., and then a magnitude of the storage capacitance is set based on this value of the feed-through voltage not to generate defects such as the sticking, etc.

[0013] A way of setting the capacitance values used as the design standard of the storage capacitance in the prior art will be explained hereunder.

[0014] In the prior art, the capacitance value of the storage capacitance is set such that a value of ΔV_c given in following Eq. (1) becomes less than 0.5 V.

$$\Delta V_c = |V_{SB} - \Delta V_{SW}| \quad (1)$$

[0015] In this case, ΔV_{SB} and ΔV_{SW} are given by following Eqs. (2), (3) respectively.

$$\Delta V_s B = \Delta V_g C_{gs} / (C_{gs} + C_s + C_{lc} B) \quad (2)$$

$$\Delta V_s W = \Delta V_g C_{gs} / (C_{gs} + C_s + C_{lc} W) \quad (3)$$

[0016] Where $\Delta V_s B$ and $\Delta V_s W$ are variation in the pixel voltage respectively when the gate waveform is risen up in the white display and the black display, and are called the feed-through voltage. Also, ΔV_g is an amplitude of the gate signal, C_{gs} is a capacitance between the gate bus line and the pixel electrode when the TFT is in its conductive state, C_s is the storage capacitance, $C_{lc} B$ is the liquid crystal capacitance in the black display, and $C_{lc} W$ is the liquid crystal capacitance in the white display.

[0017] As an example, in the case of the 15-inch liquid crystal display device (XGA: 1024×768 pixels), the capacitance value of the storage capacitance C_s is decided as about 150 fF if ΔV_c is 0.48 V, ΔV_g is 26.5 V, C_{gs} is 33 fF, $C_{lc} B$ is 180 fF, and $C_{lc} W$ is 270 fF.

[0018] Since the value of C_{gs} has the voltage dependency, it is hard to calculate precisely the feed-through voltage, but such value of C_{gs} is approximated by the value obtained when the TFT is in its conductive state. Accordingly, when the feed-through voltage is measured actually, there is the possibility that the measured value is different from the calculated value. However, when the value of the storage capacitance C_s is decided experimentally to satisfy the above Eqs., the defects such as the sticking, etc. can be prevented.

[0019] In addition, the case where the storage capacitance is formed by the storage capacitance bus line 612, the pixel electrode 68, and an insulating film formed between them is explained in the above example. Various configurations of the storage capacitance except this case have been proposed in the prior art. For example, the configuration in which the electrode is formed over the storage capacitance bus line is proposed in Patent Application Publication (KOKAI) Hei 6-160896, the configuration in which the storage capacitance electrode is formed perpendicularly to the substrate is proposed in Patent Application Publication (KOKAI) Hei 7-230103, and the configuration in which different values of the storage capacitance are set according to colors of the color filters is proposed in Patent Application Publication (KOKAI) Hei 9-26564.

[0020] However, the moving picture displaying performance is not sufficient in the liquid crystal display device in the prior art. The reason for this will be given in the following.

[0021] Generally, since a voltage response time of the dielectric constant of the liquid crystal is set longer than a scanning period of the pixel in the display device utilizing the liquid crystal, the capacitance of the liquid crystal is varied after charging or discharging of the pixel is completed. As a result, the voltage of the pixel electrode is also varied and thus the desired brightness cannot be obtained only by one scanning in response to the display data signal.

SUMMARY OF THE INVENTION

[0022] It is an object of the present invention to provide a liquid crystal display device that can get a predetermined brightness in response to a display data signal by one scanning and have the excellent displaying performance of the moving picture.

[0023] According to the present invention, in the liquid crystal display device having the pixel capacitance formed by the pixel electrode and the storage capacitance added to the pixel capacitance, the capacitance value of the storage capacitance is set such that the transmittance T1 obtained at the voltage V1 of the pixel electrode when the scanning period is terminated is substantially equal to the transmittance T2 obtained at the voltage V2 of the pixel electrode when the holding period is terminated.

[0024] As described above, according to the present invention, since the capacitance value of the storage capacitance is set according to an amount of variation of the pixel voltage or an amount of the transmittance, a predetermined brightness can be obtained within one data loading period in response to the display data signal. Accordingly, such an advantage can be achieved that the moving picture displaying performance of the liquid crystal display device can be improved.

BRIEF DESCRIPTION OF THE DRAWINGS

[0025] FIG. 1 is a plan view showing one pixel of a liquid crystal display device in the prior art;

[0026] FIG. 2 is a circuit diagram showing an equivalent circuit of the pixel of the liquid crystal display device;

[0027] FIG. 3 is a graph showing the measured result of change in the brightness of the 15-inch MVA system liquid crystal display device (XGA);

[0028] FIG. 4 is a view showing an electrode voltage waveform in positive polarity scanning in the pixel represented by the equivalent circuit shown in FIG. 2 when the display is switched from the black display to the white display;

[0029] FIG. 5 is a graph showing a dependency of a relative dielectric constant of the liquid crystal on a voltage;

[0030] FIG. 6 is a graph showing a transmittance-voltage characteristic of the MVA system liquid crystal display device (normally black);

[0031] FIG. 7 is a circuit diagram showing the principle of the present invention;

[0032] FIG. 8 is a graph showing the measured result of change in the brightness of the 15-inch MVA system liquid crystal display device to which an additional capacitance having the same capacitance value as a storage capacitance is added;

[0033] FIG. 9 is a block diagram showing a configuration of a liquid crystal display device according to a first embodiment of the present invention;

[0034] FIG. 10 is a plan view showing one pixel in a liquid crystal panel of the liquid crystal display device according to the first embodiment;

[0035] FIG. 11A is a sectional view showing a sectional shape taken along an A-A line in FIG. 10, and FIG. 11B is a sectional view showing a sectional shape taken along a B-B line in FIG. 10;

[0036] FIG. 12 is a graph showing the measured result of a response time of the liquid crystal display device in the prior art;

[0037] FIG. 13 is a graph showing the measured result of the response time of the liquid crystal display device according to the first embodiment;

[0038] FIG. 14 is a plan view showing one pixel in a liquid crystal panel of a liquid crystal display device according to a second embodiment of the present invention;

[0039] FIG. 15 is a plan view showing one pixel in a liquid crystal panel of a liquid crystal display device #1 according to other embodiments of the present invention;

[0040] FIG. 16A is a plan view showing one pixel in a liquid crystal panel of a liquid crystal display device #2 according to other embodiments of the present invention, and FIG. 16B is a sectional view showing a sectional shape taken along a C-C line in FIG. 16A;

[0041] FIG. 17A is a plan view showing one pixel in a liquid crystal panel of a liquid crystal display device #3 according to other embodiments of the present invention, and FIG. 17B is a sectional view showing a sectional shape taken along a D-D line in FIG. 17A;

[0042] FIG. 18 is a plan view showing one pixel in a liquid crystal panel of a liquid crystal display device #4 according to other embodiments of the present invention;

[0043] and

[0044] FIG. 19 is a plan view showing one pixel in a liquid crystal panel of a liquid crystal display device #5 according to other embodiments of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0045] The present invention will be explained in detail hereinafter.

[0046] FIG. 2 is a circuit diagram showing an equivalent circuit of one pixel of the liquid crystal display device. The pixel of the liquid crystal display device is represented by a pixel capacitance C_{lc} , a TFT 11, and a storage capacitance C_s . The pixel capacitance C_{lc} is formed of a pixel electrode, an opposing electrode, and a liquid crystal existing between them. A gate of the TFT 11 is connected to a gate bus line 12, a drain is connected to a data bus line 13, and a source is connected to the pixel capacitance C_{lc} and the storage capacitance C_s . A scanning pulse is supplied to the gate bus line 12 at a predetermined timing. The TFT 11 is turned ON by the scanning pulse. Then, a display data voltage V_d is applied from the data bus line 13 to the pixel capacitance C_{lc} and the storage capacitance C_s .

[0047] A pulse width (also referred to as "scanning period" hereinafter) of the scanning pulse is decided by the resolution of a display screen and a screen rewriting frequency. For example, when the screen rewriting frequency is set to 60 Hz in the XGA (1024×768 pixels) liquid crystal display device, the scanning period is about 20 μ sec. Since a size of the TFT 11 is set sufficiently large by taking account of the pixel capacitance C_{lc} and the storage capacitance C_s , the pixel voltage becomes equal to the display data voltage V_d when the scanning period is terminated.

[0048] In contrast, since a voltage response speed of the dielectric constant of the liquid crystal is of the order of several tens msec and is sufficiently longer than the scanning period, the dielectric constant during the scanning period has

a constant value, i.e., a value corresponding to the pixel voltage obtained by loading the display data at preceding time. Then, after the loading of the display data at this time is completed, the dielectric constant of the liquid crystal is varied in a holding period (OFF period of the TFT 11) toward the value corresponding to the rewritten pixel voltage. This variation in the dielectric constant of the liquid crystal causes the variation in the pixel voltage.

[0049] FIG. 3 is a graph showing the measured result of change in the brightness of the 15-inch MVA system liquid crystal display device (XGA), wherein an abscissa denotes a time and an ordinate denotes brightness (output of a brightness measuring apparatus). As shown in FIG. 3, it can be seen that, in the liquid crystal display device in the prior art, change in the brightness from starting the loading is slow and thus the brightness does not reach the predetermined brightness in the holding time (16.7 msec) only by one data loading. In other words, an apparent response speed of the liquid crystal display device is longer than the screen rewriting time, i.e., is about 20 msec if the screen rewriting frequency is 60 Hz. The optical response speed of the actual liquid crystal is almost equivalent to the response speed of the dielectric constant of the liquid crystal, but the apparent response speed becomes longer than the brightness response speed of the actual liquid crystal.

[0050] The above phenomenon is explained particularly hereunder.

[0051] FIG. 4 is a view showing an electrode voltage waveform in positive polarity scanning in the pixel represented by the equivalent circuit shown in FIG. 2 when the display is switched from the black display to the white display. Here, in order to facilitate the explanation, a center voltage of the display data signal is set to 0 V, and voltage variation caused by the parasitic capacitance between the gate electrode of the TFT 11 and the pixel electrode, i.e., the so-called feed-through voltage, pixel voltage variation caused by a leakage current in the holding period, etc. are neglected. Also, a one-side amplitude V_{dW} of a white display data signal is set to 5.5 V (an amplitude of the data voltage is 11.0 V), a one-side amplitude V_{dB} of a black display data signal is set to 1.8 V (an amplitude of the data voltage is 3.6 V), and a common voltage is set to 0 V.

[0052] When the gate voltage V_g becomes a "H" level after the scanning is started, the TFT 11 comes into its conductive state. Then, the display data signal being supplied to the data bus line 13 is supplied to the pixel capacitance C_{lc} and the storage capacitance C_s and then the pixel capacitance C_{lc} and the storage capacitance C_s are charged. Accordingly, the voltage V_s of the pixel electrode is risen up from a black display pixel voltage $-V_{dB}$ of negative polarity and then reaches a white display data voltage $+V_{dW}$.

[0053] Since the voltage response speed of the dielectric constant of the liquid crystal is about 10 msec (when the voltage is changed from 2 V to 5 V), it is sufficiently longer than the scanning period of 20 μ sec. Thus, the dielectric constant of the liquid crystal during the scanning period is constant and thus it may be considered as the dielectric constant corresponding to the applied voltage V_{dB} . For example, when the applied voltage is 1.8 V, a relative dielectric constant ϵ_B is 4.0. The voltage V_{dW} is applied to the liquid crystal in the scanning period, nevertheless the

dielectric constant of the liquid crystal becomes the value ϵW decided by the voltage VdW at the end of the holding period since the holding period is longer than the response time of the dielectric constant of the liquid crystal.

[0054] FIG. 5 is a graph showing a dependency of the relative dielectric constant of the liquid crystal on the voltage, wherein an abscissa denotes the applied voltage and an ordinate denotes the relative dielectric constant ϵW . From FIG. 5, the dielectric constant ϵW is 6.1 when the applied voltage is 5.5 V. An amount of variation ΔV_s in the pixel voltage V_s due to variation in the dielectric constant can be given by following Eq. (4).

$$\Delta V_s = VdW((ClcW - ClcB)/(ClcW + Cs)) \quad (4)$$

[0055] Where $ClcW$ is the liquid crystal capacitance when the white display voltage is applied, and $ClcB$ is the liquid crystal capacitance when the black display voltage is applied. Also, Cs is the storage capacitance.

[0056] For instance, in the case of the 15-inch MVA system liquid crystal display device (XGA) in the prior art, $\epsilon W = 6.1$, $\epsilon B = 4.0$, and when a cell thickness is 4 μm , $ClcW = 270$ fF, $ClcB = 180$ fF, and $Cs = 150$ fF.

[0057] In general, for the purpose of relaxing the residual phenomenon of the image (so-called sticking), etc., the capacitance value of the storage capacitance Cs is set to reduce the DC current applied to the liquid crystal smaller than a constant level. If viewed from such viewpoint, the afore-mentioned value (150 fF) is enough for the value of the storage capacitance Cs . An amount of variation ΔV_s in the pixel voltage V_s becomes 1.18 V by substituting above parameters into above Eq. (4).

[0058] FIG. 6 is a graph showing a transmittance-voltage characteristic of the MVA system liquid crystal display device (normally black), wherein an abscissa denotes the applied voltage and an ordinate denotes the transmittance of the light. It is apparent from FIG. 6 that, when the voltage applied to the liquid crystal is 5.5 V, the transmittance becomes 4.60%. As described above, the pixel voltage is 4.32V at the end of the holding period. The transmittance at this time is 3.87% from FIG. 6, which is 84% of the transmittance obtained when 5.5 V is applied. Conversely, it is possible to say that, when difference between the transmittance calculated after the variation in the pixel voltage and the transmittance based on the predetermined data voltage is in excess of 16%, the increase in the apparent response speed is caused in the actual panel.

[0059] FIG. 7 is a circuit diagram showing the principle of the present invention, and shows an equivalent circuit of one pixel of the liquid crystal display device. In FIG. 7, same symbols are affixed to the same parts in FIG. 2. In FIG. 7, $Csadd$ is a capacitance added in parallel with the storage capacitance Cs (referred to as an additional capacitance hereinafter). Also, the storage capacitance Cs is the capacitance that is set for the purpose of relaxing the sticking, etc., and the capacitance value can be decided in accordance with the parasitic capacitance between the gate of the TFT and the pixel electrode and the dielectric constant of the liquid crystal, as described above. An amount of variation $\Delta V_s'$ in the pixel voltage V_s due to variation in the dielectric constant of the liquid crystal when this additional capacitance $Csadd$ is present can be given by following Eq. (5).

$$\Delta V_s' = VdW((ClcW - ClcB)/(ClcW + Cs + Csadd)) \quad (5)$$

[0060] It can be understood from Eq. (5) that, when the additional capacitance $Csadd$ is increased, the amount of variation $\Delta V_s'$ in the pixel voltage V_s can be reduced.

[0061] FIG. 8 is a graph showing the measured result of change in the brightness of the actual 15-inch MVA system liquid crystal display device (XGA) in which the additional capacitance $Csadd$ is set equal to Cs ($=150$ fF), wherein an abscissa denotes the time and an ordinate denotes the brightness (the output of the brightness measuring apparatus). In this case, it can be seen that a gradient of the change in the brightness from the starting of loading is larger than the case in FIG. 3 and also the brightness reaches the predetermined brightness by one scanning. The large gradient of the change in the brightness meets to the situation that the amount of variation $\Delta V_s'$ in the pixel voltage V_s is smaller than the amount of variation ΔV_s obtained in the case where the additional capacitance $Csadd$ is not added.

[0062] When the additional capacitance $Csadd$ is set equal in magnitude to the storage capacitance Cs , the variation $\Delta V_s'$ is about 0.87 V. Thus, it can be seen from FIG. 6 that the pixel voltage at the end of the holding period is 4.63 V and thus the transmittance at this time is 4.15%. This transmittance is equal to 90% of the transmittance 4.3% obtained when the white display data voltage 5.5V is applied. It can be understood from this fact that, when the transmittance calculated after the variation in the pixel voltage is at least 90% of the transmittance at the predetermined display data voltage, the increase in the apparent response speed is not caused on the actual panel.

[0063] In this manner, according to the present invention, increase in the apparent optical response speed of the liquid crystal by the variation in the pixel voltage due to the variation in the dielectric constant of the liquid crystal after the loading of the display data can be suppressed by adding further the additional capacitance $Csadd$ in parallel with the storage capacitance Cs being set based on the design standard in the prior art. As a result, the moving picture displaying performance of the liquid crystal display device can be improved.

[0064] Now, the explanation is made while taking as an example the case where the additional capacitance $Csadd$ is equal in magnitude to the storage capacitance Cs . Actually, the transmittance obtained after the pixel voltage is varied by at least $\Delta V_s'$ may exceed 90% or more of the transmittance obtained when the white data voltage VdW is applied. Also, as described above, the response speed is increased at the transmittance of 84% obtained when the white data voltage VdW is applied. Since it can be supposed that the increase in the response speed is just started at the time of the intermediate transmittance between them, the value of the storage capacitance $Cs0$ (where $Cs0 = Cs + Csadd$) is decided in the present invention to exceed 87% of the transmittance at the time when the white data voltage VdW is applied. In other words, the storage capacitance $Cs0$ is set such that difference between the transmittance obtained when the pixel voltage is varied by $\Delta V_s'$ and the transmittance before the variation can be reduced smaller than the transmittance before the variation by 13%.

[0065] Since the magnitude of the necessary additional capacitance $Csadd$ is changed based on to the transmittance-voltage characteristic of the used liquid crystal and the used

data voltage, it is difficult to show a particular value. However, such value may be generally expressed by Eq. (6) as follows.

$$\text{Tr}(\text{VdW}-\Delta\text{Vs}') \geq \text{Tr}(\text{VdW}) 0.87 \quad (6)$$

[0066] Where $\text{Tr}(\text{V})$ is the transmittance of the liquid crystal when the applied voltage is V . When only the transmittance-voltage characteristic of the used liquid crystal is known, it is possible to calculate the capacitance value of the necessary additional capacitance Csadd according to Eqs. (5) (6).

[0067] Another expression of the same phenomenon can be given. The transmittance-voltage characteristic shown in FIG. 6 has the different absolute value every liquid crystal but is often similar in shape. Thus, the capacitance value of such liquid crystal can be expressed by using not the final transmittance but the pixel voltage. That is, the same expression as Eq. (3) can be given by using a ratio of an amount of variation $\Delta\text{Vs}'$ of the pixel voltage and the white data voltage VdW .

[0068] For example, in the above case, it is seen from FIG. 6 that the voltage which gives the transmittance of 4.0%, that is 87% of the transmittance obtained when the white data voltage is 5.5 V, is 4.4 V. Accordingly, since $\Delta\text{Vs}'=1.1$ V is 20% of VdW , the expression in following Eq. (7) can be given.

$$\Delta\text{Vs}' \leq \text{VdW} 0.20 \quad (7)$$

[0069] That is, the storage capacitance Cs0 is set such that the amount of variation $\Delta\text{Vs}'$ of the pixel voltage can be reduced less than 20% of the pixel voltage before the variation.

[0070] The additional capacitance Csadd is expressed as the independent capacitance in the equivalent circuit to distinguish from the conventional storage capacitance Cs . However, actually the additional capacitance Csadd may be implemented by setting the capacitance value of the storage capacitance Cs0 to $\text{Cs}+\text{Csadd}$ by increasing a size of the storage capacitance electrode constituting the storage capacitance, reducing a thickness of the dielectric layer constituting the storage capacitance, or changing the structure of the storage capacitance. Where Cs is a design value of the storage capacitance Cs based on the design standard in the prior art.

[0071] Also, the additional capacitance Csadd is inserted between the pixel electrode and the storage capacitance bus line in the equivalent circuit. However, since the similar operation can be attained when the additional capacitance Csadd is inserted between the pixel electrode and the fixed potential, the additional capacitance Csadd may be added by overlapping spatially the pixel electrode on the gate bus line or the data bus line of the adjacent pixel, for example.

[0072] In the above description, explanation is made by using the measured results of the MVA system liquid crystal display device. But the present invention may also be applied to the TN (Twisted Nematic) or IPS (In-Plane Switching) system liquid crystal display device. In the above description, the normally black type liquid crystal display device is explained, but the present invention may also be applied to the normally white type liquid crystal display device. In this case, in the case of the normally white system, the relationship between the white display and the black display is inversely changed.

[0073] Embodiments of the present invention will be explained with reference to the accompanying drawings hereinafter.

[0074] (First Embodiment)

[0075] FIG. 9 is a block diagram showing a configuration of a liquid crystal display device according to a first embodiment of the present invention. FIG. 10 is a plan view showing one pixel in a liquid crystal panel of the liquid crystal display device shown in FIG. 9. The present embodiment is an example in which the present invention is applied to the MVA system liquid crystal display device.

[0076] A control circuit 20 consists of a data processing circuit 21 and a timing generating circuit 22. The data processing circuit 21 receives display data RGB from the personal computer, etc., and then outputs a display data signal DATA at a predetermined timing. The timing generating circuit 22 receives a horizontal synchronizing signal H-sync and a vertical synchronizing signal V-sync, and then generates signals such as a gate start signal GSI indicating start of one vertical synchronizing period, a gate clock GCLK which is synchronism with the horizontal synchronizing signal H-sync, a data start signal DSI indicating start of one horizontal synchronizing period, and a data clock DCLK indicating a transfer timing of the display data signal DATA, etc. to output them.

[0077] A liquid crystal panel 30 consists of a display portion 31, a data driver 32, and a gate driver 33. In this example, 3072 (1024×3 (RGB)) pixels and 768 pixels are aligned in the horizontal direction and the vertical direction on the display portion 31 respectively. As shown in FIG. 7, the TFT 11, the storage capacitance Cs , and the additional capacitance Csadd are provided to each pixel respectively.

[0078] Also, 3072 data bus lines 462 extending along the vertical direction and 768 gate bus lines 411 extending along the horizontal direction are formed on the display portion 31. As shown in FIG. 10, a source electrode 463 of the TFT 11 is connected to a pixel electrode 48, and a drain electrode 462 is connected to a data bus line 461. A portion of the gate bus lines 411 positioned between the source electrode 463 and the drain electrode 462 serves as the gate electrode of the TFT 11. In addition, storage capacitance bus lines 412 are formed in parallel with the gate bus lines 411, and a storage capacitance electrode 464 is formed over the storage capacitance bus line 412 in every pixel. In this case, the storage capacitance bus line 412 is kept as a constant potential.

[0079] A plurality of slits 48a arranged in the oblique direction are provided in the pixel electrode 48. The alignment division (multi-domain) can be achieved by these slits 48a and projections (not shown) provided on the opposing substrate side. Details of the alignment division are set forth in Japanese Patent 2947350 Gazette.

[0080] The data driver 32 supplies the display data DATA to the data bus lines 461 at predetermined timings. Also, the gate driver 33 supplies the scanning pulses in sequence to respective gate bus lines 411 every period of one vertical synchronizing period.

[0081] FIG. 11A is a sectional view showing a sectional shape taken along an A-A line in FIG. 10, and FIG. 11B is a sectional view showing a sectional shape taken along a

B-B line in **FIG. 10**. In this example, a liquid crystal display device having inverse stagger TFTs formed by five-mask steps is shown as an example of the 15-inch MVA system liquid crystal display device (XGA).

[0082] A gate bus line 411 and a storage capacitance bus line 412 are formed as first wiring layers on a glass substrate 40. An insulating film (gate insulating film) 42 made of SiN is formed on these first wiring layers. In a TFT forming portion (**FIG. 11A**), a silicon (amorphous silicon) film 43 serving as an active layer of the TFT 11 is formed on the insulating film 42, and then an etching stopper film 44 made of SiN, a silicon (amorphous silicon) film 45 into which an n-type impurity is introduced with high concentration, and a source electrode 463 and a drain electrode 462 made of a metal film are formed on the silicon film 43. Also, a data bus line 461 is also formed on the insulating film 42. The data bus line 461 and the drain electrode 462 are electrically connected to each other.

[0083] In a storage capacitance forming portion (**FIG. 11B**), a storage capacitance electrode 464 made of metal is formed on the insulating film 42 over the storage capacitance bus line 412. All the storage capacitance electrode 464, the source electrode 463, the drain electrode 462, and the data bus line 461 belongs second wiring layers, and these are formed simultaneously by etching the same metal film. An insulating film (final protection film) 47 made of SiN is formed to cover the second wiring layers. Then, a pixel electrode 48 made of ITO is formed on the insulating film 47. The pixel electrode 48 is electrically connected to the storage capacitance electrode 464 via a contact hole provided in the insulating film 47.

[0084] Also, an alignment film (not shown) made of polyimide, etc. is formed over the insulating film 47 to contain the pixel electrode 48.

[0085] In the present embodiment, a width of the storage capacitance bus line 412 is about 20 μm , a width of the storage capacitance electrode 464 is about 24 μm , a thickness of the insulating film 42 is about 3500 $\text{\AA}$, and a thickness of the insulating film 47 is about 3300 $\text{\AA}$. The storage capacitance Cs0 is formed of the storage capacitance bus line 412, the pixel electrode 48, the storage capacitance electrode 464, and the insulating film 47 between them, and has the capacitance value of about 300 fF.

[0086] In contrast, in the prior art, as shown in **FIG. 1**, the storage capacitance Cs is formed of the storage capacitance bus line 612, the pixel electrode 68, and the insulating film between them. When a double-layered insulating film (corresponding to the insulating films 42, 47 in the present embodiment) is present between the storage capacitance bus line 612 and the pixel electrode 68, the capacitance value of the storage capacitance Cs is about 150 fF since the thickness of the insulating film (dielectric film) between the electrodes constituting the storage capacitance becomes about two times. In other words, in the present embodiment, the additional capacitance Csadd having the same value as the storage capacitance Cs is added to the storage capacitance Cs that is designed according to the design standard in the prior art.

[0087] **FIG. 12** is a graph showing the measured result of a response time of the liquid crystal display device in the prior art. **FIG. 13** is a graph showing the measured result of

the response time of the liquid crystal display device according to the first embodiment. As shown in **FIG. 13**, in the present embodiment, the response can be completed such that the transmittance has the same value as that obtained when the white data voltage is applied by one scanning. When the storage capacitance Cs is 150 fF, the apparent brightness response time is 20 msec in the prior art, as shown in **FIG. 12**, while the apparent brightness response time is shortened up to about 12 msec in the present embodiment, as shown in **FIG. 13**.

[0088] An amount of the variation ΔV_s in the pixel voltage due to the variation in the dielectric constant of the liquid crystal after the loading can be calculated by following Eq. (8).

$$\Delta V_s = V_d W ((C_{lc} W - C_{lc} B) / (C_{lc} W + C_{s0})) \quad (8)$$

[0089] In this case, since $V_d W = 5.5$ V, $C_{lc} W = 270$ fF, $C_{lc} B = 180$ fF, and $C_{s0} = 300$ fF, the variation $\Delta V_s = 0.87$ V. Accordingly, when the holding period is terminated, the pixel voltage V_s is 4.63 V and the transmittance is 4.15%. This transmittance is 90% of the transmittance of 4.6% obtained when the white data voltage of 5.5 V is applied.

[0090] Also, this variation $\Delta V_s = 0.87$ V is 15.8% of the white data voltage of 5.5 V and is smaller than 20%.

[0091] In this manner, in the present embodiment, the pixel voltage can be increased up to the predetermined voltage in response to the display data signal within one scanning period. Therefore, the moving picture display performance of the liquid crystal display device can be improved, and thus the liquid crystal display device of the present embodiment can be adapted for the display of the multimedia oriented personal computer and the TV receiver set.

[0092] (Second Embodiment)

[0093] **FIG. 14** is a plan view showing one pixel in a liquid crystal panel of a liquid crystal display device according to a second embodiment of the present invention. A difference of the present embodiment from the first embodiment is that the structure of the storage capacitance is different. Since other structures are basically similar to the first embodiment, their explanation of redundant portions will be omitted.

[0094] In the present embodiment, a width of a storage capacitance bus line 412a is decided as follows.

[0095] It is assumed that the storage capacitor Cs designed based on the design standard in the prior art is 180 fF and a capacitance of 30 fF is added to the storage capacitance Cs as the additional capacitance Csadd. In this case, when an amount of the variation ΔV_s in the pixel voltage V_s is calculated by Eq. (4), $\Delta V_s = 1.1$ V. Accordingly, it can be seen from **FIG. 6** that, since the pixel voltage is 4.4 V when the holding period is terminated, the transmittance becomes 4.0%. This value is equivalent to 87% of the transmittance 4.6% when the white data voltage of 5.5 V is applied. Also, the amount of the variation ΔV_s in the pixel voltage V_s is equivalent to 20% of the white data voltage of 5.5 V. The additional capacitance Csadd can be implemented by increasing the width of the storage capacitance bus line larger than the width decided based on the design standard in the prior art by about 20%. That is, in the present embodiment, the width of the storage capacitance bus line

412a is set 1.2 times of the width of the storage capacitance bus line based on the design standard in the prior art.

[0096] In the present embodiment, since the width of the storage capacitance bus line **412a** is decided as described above, an amount of variation in the pixel voltage that is loaded on the pixel in one scanning period can be reduced in the holding period. Accordingly, the variation in the transmittance in the holding period can be reduced, and also the display quality of the moving picture can be improved.

[0097] (Other Embodiments)

[0098] **FIG. 15** to **FIG. 19** are views showing other embodiments of the present invention. Differences of these embodiments from the first embodiment are that structures of the storage capacitances are different. In **FIG. 15** to **FIG. 19**, same references are affixed to the same parts in **FIG. 10** and their detailed explanation will be omitted.

[0099] In a liquid crystal display device shown in **FIG. 15**, an additional capacitance electrode **51** is formed and connected to the storage capacitance bus line **412** whose width is set based on the design standard in the prior art. The capacitance value of the additional capacitance consisting of this additional capacitance electrode **51** and the pixel electrode **48** is set such that, as described above, a difference between the transmittance obtained when the pixel voltage is varied by ΔV s and the transmittance before the variation can be reduced smaller by 13% than the transmittance before the variation.

[0100] In a liquid crystal display device whose plan view is shown in **FIG. 16A** and whose sectional view taken along a C-C line in **FIG. 16A** is shown in **FIG. 16B**, a concave portion **47a** is provided in the insulating film **47** on the storage capacitance bus line **412**. Accordingly, a distance between the storage capacitance bus line **412** constituting the storage capacitance and the pixel electrode **48** can be reduced and thus the storage capacitance is increased rather than the prior art. A depth of the concave portion **47a** in the insulating film **47** is set such that a difference between the transmittance obtained when the pixel voltage is varied by ΔV s and the transmittance before the variation can be reduced smaller by 13% than the transmittance before the variation.

[0101] In a liquid crystal display device whose plan view is shown in **FIG. 17A** and whose sectional view taken along a D-D line in **FIG. 17A** is shown in **FIG. 17B**, a storage capacitance electrode **52** is formed over the storage capacitance bus line **412**. This storage capacitance electrode **52** is electrically connected to the pixel electrode **48** via a contact hole formed in the insulating film **47**. In this example, the capacitance value of the storage capacitance is also set such that, as described above, the difference between the transmittance obtained when the pixel voltage is varied by ΔV s and the transmittance before the variation can be reduced smaller by 13% than the transmittance before the variation.

[0102] In a liquid crystal display device shown in **FIG. 18**, an additional capacitance electrode **53** is formed under the pixel electrode **48**, and this additional capacitance electrode **53** is connected to the gate bus line **411** of the adjacent pixel in the vertical direction. Then, the capacitance value of the additional capacitance consisting of the additional capacitance electrode **53** and the pixel electrode **48** is set such that, as described above, the difference between the transmittance

obtained when the pixel voltage is varied by ΔV s and the transmittance before the variation can be reduced smaller by 13% than the transmittance before the variation.

[0103] In a liquid crystal display device shown in **FIG. 19**, an additional capacitance electrode **54** is formed under the pixel electrode **48**, and this additional capacitance electrode **54** is connected to the data bus line **461** of the adjacent pixel in the horizontal direction. Then, the capacitance value of the additional capacitance consisting of the additional capacitance electrode **54** and the pixel electrode **48** is set such that, as described above, the difference between the transmittance obtained when the pixel voltage is varied by ΔV s and the transmittance before the variation can be reduced smaller by 13% than the transmittance before the variation.

[0104] In these embodiments, the same advantages as the first and second embodiments can be achieved.

What is claimed is:

1. A liquid crystal display device, comprising:

a pixel capacitance formed by a pixel electrode;

and a storage capacitance added to the pixel capacitance,

a capacitance value of the storage capacitance is set such that a transmittance **T1** obtained at a voltage **V1** of the pixel electrode when a scanning period is terminated is substantially equal to a transmittance **T2** obtained at a voltage **V2** of the pixel electrode when a holding period is terminated.

2. A normally black type liquid crystal display device, comprising:

a pixel capacitance formed by a pixel electrode; and

a storage capacitance added to the pixel capacitance,

a capacitance value **Cs0** of the storage capacitance is set such that difference between a transmittance obtained at a pixel voltage, that is changed by an amount of variation ΔV s expressed by following equation, and a transmittance obtained at a white data voltage **VdW** can be reduced smaller than 13% of the transmittance obtained at the white data voltage **VdW**, when it is assumed that the white data voltage is **VdW**, a liquid crystal capacitance in white display is **ClcW**, and a liquid crystal capacitance in black display is **ClcB**.

$$\Delta V_s = VdW((ClcW - ClcB)/(ClcW + Cs0))$$

3. A normally black type liquid crystal display device, comprising:

a pixel capacitance formed by a pixel electrode; and

a storage capacitance added to the pixel capacitance,

a capacitance value **Cs0** of the storage capacitance is set such that an amount of variation ΔV s of a pixel voltage expressed by following equation can be reduced smaller than 20% of an absolute value of a white data voltage **VdW**, when it is assumed that the white data voltage is **VdW**, a liquid crystal capacitance in white display is **ClcW**, and a liquid crystal capacitance in black display is **ClcB**.

$$\Delta V_s = VdW((ClcW - ClcB)/(ClcW + Cs0))$$

4. A normally white type liquid crystal display device, comprising:

a pixel capacitance formed by a pixel electrode;

and

a storage capacitance added to the pixel capacitance,

a capacitance value $Cs0$ of the storage capacitance is set such that difference between a transmittance obtained at a pixel voltage, that is changed by an amount of variation ΔVs expressed by following equation, and a transmittance obtained at the black data voltage VdB can be reduced smaller than 13% of the transmittance obtained at a black data voltage VdB , when it is assumed that the black data voltage is VdB , a liquid crystal capacitance in black display is $ClcB$, and a liquid crystal capacitance in white display is $ClcW$.

$$\Delta Vs = VdB((ClcB - ClcW)/(ClcB + Cs0))$$

5. A normally white type liquid crystal display device, comprising:

a pixel capacitance formed by a pixel electrode;

and a storage capacitance added to the pixel capacitance,

a capacitance value $Cs0$ of the storage capacitance is set such that an amount of variation ΔVs of a pixel voltage expressed by following equation can be reduced smaller than 20% of an absolute value of a black data voltage VdB , when it is assumed that the black data voltage is VdB , a liquid crystal capacitance in black display is $ClcB$, and a liquid crystal capacitance in white display is $ClcW$.

$$\Delta Vs = VdB((ClcB - ClcW)/(ClcB + Cs0))$$

* * * * *

专利名称(译)	液晶显示装置		
公开(公告)号	US20010002854A1	公开(公告)日	2001-06-07
申请号	US09/728767	申请日	2000-12-01
[标]申请(专利权)人(译)	富士通株式会社		
申请(专利权)人(译)	FUJITSU LIMITED		
当前申请(专利权)人(译)	夏普株式会社		
[标]发明人	NAGASE YOJI TANAKA YOSHINORI		
发明人	NAGASE, YOJI TANAKA, YOSHINORI		
IPC分类号	G09F9/30 G02F1/133 G02F1/136 G02F1/1362 G02F1/1368 G02F1/139 G09F9/35 G02F1/1343		
CPC分类号	G02F1/136213 G02F1/1393		
优先权	1999345307 1999-12-03 JP		
其他公开文献	US6738107		
外部链接	Espacenet USPTO		

摘要(译)

设置添加到像素电容的存储电容 Cs_0 ($= C_s + C_{sadd}$)，使得当保持周期为时，像素电极的电压 V_1 处的透射率 T_1 变得基本上等于像素电极的电压 V_2 处的透射率 T_2 。终止。在常黑型液晶显示装置的情况下，例如，当假设白色数据电压是 V_{dW} 时，白色显示中的液晶电容是 C_{lcW} ，黑色显示中的液晶电容是 C_{lcB} ，a存储电容 Cs_0 的电容值被设定为使得在像素电压处获得的透射率之间的差值，其由像素电压的变化量 ΔV_s 变化，表示为 $\Delta V_s = V_{dW} \left(\frac{C_{lcW} - C_{lcB}}{C_{lcW} + Cs_0} \right)$ ，并且在白色数据电压 V_{dW} 下获得的透射率可以减小到小于在白色数据电压 V_{dW} 下获得的透射率的13%。因此，可以通过响应于显示数据信号的一次扫描来获得预定亮度。

