US 20030117358A1

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2003/0117358 A1

Furuhashi et al. (43) Pub. Date: Jun. 26, 2003

(54) LIQUID CRYSTAL DISPLAY DEVICE HAVING IMPROVED-RESPONSE-CHARACTERISTIC DRIVABILITY

(76) Inventors: **Tsutomu Furuhashi**, Yokohama (JP); **Tatsuhiro Inuzuka**, Odawara (JP); **Hiroshi Kurihara**, Mobara (JP); **Kikuo Ono**, Mobara (JP)

Correspondence Address:
ANTONELLI TERRY STOUT AND KRAUS
SUITE 1800
1300 NORTH SEVENTEENTH STREET
ARLINGTON, VA 22209

(21) Appl. No.: **10/361,647**

(22) Filed: **Feb. 11, 2003**

Related U.S. Application Data

(63) Continuation of application No. 09/655,826, filed on Sep. 6, 2000, now Pat. No. 6,556,180.

(30) **Foreign Application Priority Data**

Oct. 18, 1999 (JP) 11-294881

Publication Classification

(51) **Int. Cl.**[7] **G09G 3/36**

(52) **U.S. Cl.** **345/89**

(57) **ABSTRACT**

A liquid crystal display device in which the time necessary for luminance to change from application of a different gray-scale voltage exceeds one frame period in relation to the response as a luminance change time of the liquid crystal. The liquid crystal display device includes a signal control circuit for preventing the content of a preceding frame from being displayed as an after-image and preventing also deterioration of image quality. The signal control circuit includes a frame memory for delaying by one frame the first display data inputted from the external device, an arithmetic operation circuit for comparing the second display data stored in the frame memory and delayed by one frame with the first display data, and an addition/subtraction circuit for adding and subtracting correction data outputted by the arithmetic operation circuit to and from the first display data.



FIG. 1


INPUT
DATA BUS
101
FRAME MEMORY CONTROL
102
103
FRAME MEMORY
104
105
COMPARE
106
107
DATA ADD/ SUBTRACT
108
109
TIMING CONTROL
110
111
112
SIGNAL DRIVER
113
SCAN DRIVER
114
POWER SUPPLY
115
LIQUID CRYSTAL PANEL
116
117
118
119
120
121
122

FIG.2
PRIOR ART



FIG.3



FIG.4



FIG.5



N FRAME N+1 FRAME

FIG.6


A POINT IMPRESSED VOLTAGE
VOLTAGE X
VOLTAGE Y
B POINT IMPRESSED VOLTAGE
VOLTAGE X
C POINT IMPRESSED VOLTAGE
VOLTAGE Y
VOLTAGE X
N
N+1
N+2
N+3
FRAME

FIG.7


LUMINANCE
B POINT LUMINANCE CHANGE
A POINT LUMINANCE CHANGE
C POINT LUMINANCE CHANGE
N
N+1
N+2
N+3
FRAME

FIG.8


○ PRE-CHANGE DISPLAY DATA 00[hex]
● PRE-CHANGE DISPLAY DATA 1F[hex]
□ PRE-CHANGE DISPLAY DATA 3F[hex]
■ PRE-CHANGE DISPLAY DATA 5F[hex]
△ PRE-CHANGE DISPLAY DATA 7F[hex]
▲ PRE-CHANGE DISPLAY DATA 9F[hex]
× PRE-CHANGE DISPLAY DATA BF[hex]
ADDITION DATA Q'TY [hex]
5F
4F
3F
2F
1F
0F
00
00 1F 3F 5F 7F 9F BF DF FF
POST-CHANGE DISPLAY DATA [hex]

FIG.9


○ PRE-CHANGE DISPLAY DATA 00[hex]
● PRE-CHANGE DISPLAY DATA DF[hex]
□ PRE-CHANGE DISPLAY DATA BF[hex]
■ PRE-CHANGE DISPLAY DATA 9F[hex]
△ PRE-CHANGE DISPLAY DATA 7F[hex]
▲ PRE-CHANGE DISPLAY DATA 5F[hex]
× PRE-CHANGE DISPLAY DATA 3F[hex]
ADDITION DATA Q'TY [hex]
7F
6F
5F
4F
3F
2F
1F
0F
00
00 1F 3F 5F 7F 9F BF DF FF
POST-CHANGE DISPLAY DATA [hex]

FIG.10


1001
105
TILT COEFFICIENT GENERATION CIRCUIT
1007
1008
1003
107
INFLECTION POINT GENERATION CIRCUIT
1005
1002
1006
101
1004

FIG.11


A POINT IMPRESSED VOLTAGE
VOLTAGE X
VOLTAGE P
VOLTAGE Y
B POINT IMPRESSED VOLTAGE
VOLTAGE X
C POINT IMPRESSED VOLTAGE
VOLTAGE Q
VOLTAGE Y
VOLTAGE X
N
N+1
N+2
N+3
FRAME X

FIG.12


B POINT LUMINANCE SHIFT
LUMINANCE SHIFT WHEN VOLTAGE CHANGES FROM Y TO Q
LUMINANCE
LUMINANCE SHIFT WHEN VOLTAGE CHANGES FROM Y TO X
A POINT LUMINANCE SHIFT
LUMINANCE SHIFT WHEN VOLTAGE CHANGES FROM X TO P
C POINT LUMINANCE CHANGE
N
N+1
N+2
N+3
FRAME

FIG.13


RESPONSE [ms]
O ORDINARY RESPONSE
● RESPONSE OF THIS INVENTION
POST-CHANGE DISPLAY DATA [hex]
00 1F 3F 5F 7F 9F BF DF FF
PRE-CHANGE DISPLAY DATA [hex]

FIG.14


RESPONSE [ms]
O ORDINARY RESPONSE
● RESPONSE OF THIS INVENTION
POST-CHANGE DISPLAY DATA [hex]
00 1F 3F 5F 7F 9F BF DF FF
PRE-CHANGE DISPLAY DATA [hex]

LIQUID CRYSTAL DISPLAY DEVICE HAVING IMPROVED-RESPONSE-CHARACTERISTIC DRIVABILITY

BACKGROUND OF THE INVENTION

[0001] This invention relates to a liquid crystal display device. More particularly, this invention relates to a driving circuit that improves response as a luminance change time of a liquid crystal.

[0002] Response of liquid crystals represents generally the time from the application of a voltage to a liquid crystal to the acquisition of desired luminance. This response includes a rise response τr when the state changes from a voltage non-applied state to a voltage applied state and a fall response τd when the state changes from the voltage applied state to the voltage non-applied state. According to Japanese literature, "The Latest Technologies of Liquid Crystals", p48, published by Industrial Research Association, each response can be determined from the following formula:

$$\text{rise response } \tau r=(\eta_i \cdot d^2)/(\epsilon_0 \cdot \Delta_\epsilon \cdot V^2 - K_{ii} \cdot \pi^2)$$

$$\text{fall response } \tau d=(\eta_i \cdot d^2)/(k_{ii} \cdot \pi^2)$$

[0003] where:

[0004] η_i: viscosity parameter (coefficient of viscosity)

[0005] d: liquid crystal cell gap

[0006] Δ_ϵ: dielectric anisotropy

[0007] V: applied voltage

[0008] K_{ii}: elasticity parameter (elastic modulus)

[0009] This response formula of the liquid crystal suggests that in order to improve the response by contriving the liquid crystal material, the viscosity parameter ηi of the liquid crystal material needs to be made small. To improve the response from the aspect of the production process of a liquid crystal panel, the liquid crystal cell gap d needs to be reduced. To improve the response by a driving circuit, a driving voltage (a liquid crystal applied voltage) needs to be increased.

SUMMARY OF THE INVENTION

[0010] To elevate the driving voltage (the applied voltage to the liquid crystal) to a high voltage in the method explained above, a liquid crystal driving circuit for generating the driving voltage must be improved. Since the liquid crystal driving circuit generally comprises an integrated circuit, this integrated circuit must be accomplished by means of a high voltage process, and results in the high cost of production. Further, to improve the viscosity parameter of the liquid crystal and the cell gap, the production process of the liquid crystal must be changed drastically, and such a modification also results in a high cost of production.

[0011] If the cost of production of the liquid crystal driving circuit is restricted, the response of the liquid crystal cannot be improved. Even when any change occurs in the display content, the content displayed in a preceding frame is displayed as an after-image rasidual image (residual image). As a result, when a figure such as a rectangle, displayed on the liquid crystal panel moves, the rectangle moves with a blurred edge, deteriorating image quality.

[0012] This phenomenon is remarkable particularly when the change to intermediate luminance exists. Since dynamic images displayed on a television set, for example, use very often the intermediate luminance display, this problem is likely to occur remarkably.

[0013] Unless this problem is solved, it is difficult to apply the liquid crystal display device to television applications, and so forth.

[0014] It is an object of the present invention to provide a liquid crystal display device capable of high quality display by inhibiting the content displayed in a preceding frame from being displayed as the after-image.

[0015] It is another object of the present invention to provide a driving circuit of a liquid crystal display device capable of subjecting dynamic image portions to discriminate after-image processing.

[0016] In other words, the object of the present invention is to provide a liquid crystal display device that improves the response from the point of time at which a signal driving circuit applies a gray-scale voltage corresponding to display data to a liquid crystal panel to the point of time at which the liquid crystal panel displays the gray-scale corresponding to the gray-scale voltage so applied.

[0017] It is still another object of the present invention to provide a liquid crystal display device capable of implementing the response described above without changing the properties of liquid crystal material, and so forth.

[0018] It is still another object of the present invention to provide a liquid crystal display device that can be adapted to dynamic image display for television, etc, that very often uses intermediate luminance display.

[0019] It is a further object of the present invention to provide a liquid crystal display device having versatility without the necessity for changing an external device for outputting display data to the liquid crystal display device.

[0020] According to one aspect of the present invention, there is provided a liquid crystal display device comprising a frame memory for storing display data inputted from an external device and arithmetic operation means for comparing first display data inputted from the external device with second display data obtained by delaying by one frame the first display data stored in the frame memory, wherein correction for shortening of the response of a liquid crystal panel is applied to the display data inputted from the external in accordance with the computation result of the arithmetic operation means, and a gray-scale voltage corresponding to the data so corrected is applied to a liquid crystal panel.

[0021] In other words, the liquid crystal display device according to the present invention adds the correction data to the display data at a pixel portion at which the display content changes in correspondence with each frame, and changes the gray-scale voltage applied to the pixel portion at which the display content changes, to thereby enhance response capability of the liquid crystal display.

[0022] The above and other objects, features and advantages of the present invention will become more apparent from the detailed description of the embodiments of the invention taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0023] **FIG. 1** is a block diagram showing a liquid crystal display device according to an embodiment of the present invention;

[0024] **FIG. 2** is a block diagram showing a liquid crystal display device according to the prior art;

[0025] **FIG. 3** is a voltage-luminance characteristic diagram showing the relation between a gray-scale voltage and display luminance of a liquid crystal panel;

[0026] **FIG. 4** is a display data versus gray-scale voltage characteristic diagram of a signal driving circuit showing the relation between display data and a gray-scale voltage;

[0027] **FIG. 5** is an image view showing the mode in which the display content changes;

[0028] **FIG. 6** is a diagram showing gray-scale voltages to be applied to a liquid crystal under the state where the display content shown in **FIG. 5** changes;

[0029] **FIG. 7** is state diagram showing the change of display luminance under the state where the display content shown in **FIG. 5** changes;

[0030] **FIG. 8** is a diagram showing an example of correction data (addition data) for display data in the present invention;

[0031] **FIG. 9** is a diagram showing an example of correction data (subtraction data) for the display data in the present invention;

[0032] **FIG. 10** is a block diagram showing an example of an addition/subtraction data generation circuit in the present invention;

[0033] **FIG. 11** is a waveform diagram useful for explaining the applied state of the gray-scale voltage in the present invention;

[0034] **FIG. 12** is a waveform diagram useful for explaining the luminance change state in the present invention;

[0035] **FIG. 13** is a characteristic diagram useful for explaining the liquid crystal response in the present invention; and

[0036] **FIG. 14** is another characteristic diagram useful for explaining the liquid crystal response in the present invention.

DETAILED DESCRIPTION OF THE EMBODIMENTS

[0037] The construction of a liquid crystal display device will be explained with reference to FIGS. **2** to **7** in order to have the principle of the present invention easily understood.

[0038] Referring to **FIG. 2** that shows an ordinary liquid crystal display device according to the prior art, reference numeral **101** denotes a data bus for transferring display data and a synchronization (sync) signal inputted from an external device. Reference numeral **110** denotes a timing control circuit for generating various timing signals for a liquid crystal driving circuit. Reference numeral **111** denotes a data bus for transferring the display data and the sync signal generated by the timing control circuit **110**. Reference numeral **112** denotes a signal bus for transferring the sync signal generated by the timing control circuit **110**. Reference numeral **113** denotes a signal driving circuit for generating a gray-scale voltage corresponding to the display data transferred through the data bus **111**. Reference numeral **114** denotes a scan driving circuit for sequentially selecting the lines to which the gray-scale voltage generated by the signal driving circuit **113** is applied. Reference numeral **115** denotes a power supply circuit and reference numeral **116** denotes a liquid crystal panel. Reference numeral **117** denotes a drain line bus for transferring the gray-scale voltage generated by the signal driving circuit **113** to the liquid crystal panel **116**. Reference numeral **118** denotes a gate line bus for transferring a scanning voltage generated by the scan driving circuit **114** to the liquid crystal panel **116**. Reference numeral **119** denotes a power supply bus for transferring the power supply voltage to the scan driving circuit **114**. Reference numeral **120** denotes a power supply bus for transferring the power supply voltage to the signal driving circuit **113**.

[0039] In **FIG. 3**, the abscissa represents the gray-scale voltage level applied to the liquid crystal and the ordinate represents luminance.

[0040] In **FIG. 4**, the abscissa represents the display data and the ordinate represents the gray-scale voltage, and they are accomplished by the signal driving circuit **113** shown in **FIG. 2**. Incidentally, the display data is assumed to express 256 gray-scales from hex.00 to hex.FF.

[0041] **FIG. 5** shows that the square displayed in the region inclusive of an 'A' point at the time of an N frame moves to the region inclusive of a 'B' point and 'C' point at the time of an (N+1) frame. Therefore, the display content changes between the 'A' point and the 'C' point but remains unaltered at the 'B' point.

[0042] **FIG. 6** shows the gray-scale voltage levels applied to each liquid crystal at the 'A' point, the 'B' point and the 'C' point for each frame time with respect to the change of the display content shown in **FIG. 5**.

[0043] **FIG. 7** corresponds to the change of the display content shown in **FIG. 5**. The abscissa represents the frame time and the ordinate represents the luminance change at each of the "A', 'B' and 'C' points.

[0044] Next, the operation will be explained in detail with reference to **FIG. 2** and so on.

[0045] The display data, the control signal (not shown) and the sync signal inputted from the external device through the bus **101** are converted to the display data and the sync signal for operating the signal driving circuit **113** and the scan driving circuit **114** through the timing control circuit **110**, and are then transferred to the data bus **111** and the signal bus **112**. The signal driving circuit **113** converts the display data transferred through the data bus **111** to the corresponding gray-scale voltage and outputs it to the drain line bus **117**. The gray-line voltage transferred through the drain line bus **117** is applied to the liquid crystal panel **116**, where display is executed with display luminance corresponding to the display data and is visible to human eyes. This operation will be explained about the relation between the gray-scale voltage and display luminance and the relation between the display data and the gray-scale voltage in **FIGS. 3 and 4**, respectively.

[0046] In **FIG. 3**, when the potential level of the gray-scale voltage is high, the transmission factor of the liquid crystal panel **117** becomes low and display becomes low luminance display. In **FIG. 4**, "white" is displayed when the display data is hex.FF, and "black" is displayed when the display data is hex.00. Therefore, when the display data is hex.FF, a gray-scale voltage of a high potential is generated, and display becomes high luminance display shown in **FIG. 3**. As the value of the display data decreases, the potential level of the gray-scale voltage drops progressively, so that display turns to low luminance display shown in **FIG. 3**. Consequently, the signal driving circuit **113** performs the operation of converting this display data to the gray-scale voltage simultaneously for all the pixels of one horizontal line.

[0047] The scan driving circuit **114** brings the line, to which the gray-scale voltage is to be applied, into the selected state in synchronism with the timing at which the signal driving circuit **113** outputs the gray-scale voltage to the drain line bus **117**. This operation is conducted sequentially for each line, and the gray-scale voltages corresponding to the display data of one screen can be applied to the pixel portions. Furthermore, display luminance corresponding to the display data can be acquired. Next, the explanation will be given on the response as the luminance change of the liquid crystal when the display content changes.

[0048] It will be assumed hereby that a square picture is displayed at the time of the N frame in the region inclusive of the 'A' point and the 'B' point as shown in **FIG. 5**. In this instance, the background is displayed at the 'C' point. This square picture moves to the region inclusive of the 'B' point and the 'C' point in the (N+1) frame. In this instance, the display content changes from the square display to the background display at the 'A' point but remains unchanged at the 'B' point, and changes from the background display to the square display at the 'C' point. To materialize the change of the display content, the gray-scalle voltage applied to the liquid crystal of each pixel portion is changed.

[0049] Therefore, the voltage X is applied in the N frame at the 'A' point but the voltage Y is applied in the (N+1) frame and so on as shown in **FIG. 6**. The voltage X is applied consecutively at the 'B' point in the N frame, the (N+1) frame and so on. At the 'C' point, the voltage Y is applied in the N frame and the voltage X is applied in the (N+1) frame and so on. As to the luminance change state at this time, no change occurs in the gray-scale voltage to be applied to the liquid crystal and display luminance remains stable because no change exists at the 'B' point in the display content as shown in **FIG. 7**. At the 'A' point, on the other hand, the display content changes during the shift from the N frame to the (N+1) frame. Therefore, the change occurs in the gray-scale voltage to be applied to the liquid crystal, too. Since different gray-scale voltages are applied to the liquid crystals at this time, the time in which luminance changes sometimes needs the time exceeding one frame period. In this case, the luminance change becomes smooth as shown in **FIG. 7** and reaches the target luminance level after the (N+2) level and so on. This also holds true of the luminance change of the 'C' point. In other words, there is the case where the change of the luminance display characteristics of the liquid crystal is slow even when the gray-scale voltage to be applied to the liquid crystal changes.

[0050] **FIG. 1** is a block diagram of the liquid crystal display device according to the present invention. **FIGS. 8 and 9** show the correction data quantities (addition data quantity and subtraction data quantity) of the liquid crystal of display portions at which the display content changes. **FIG. 10** is a detailed block diagram of the addition/subtraction data generation circuit shown in **FIG. 1**. **FIG. 11** shows the gray-scale voltage level to be applied to the liquid crystals of dispaly portions at which the display content changes. **FIG. 12** shows the change of display luminance relative to the application of the gray-scale voltage shown in **FIG. 11**. **FIGS. 13 and 14** show the response of the liquid crystal.

[0051] In **FIG. 1**, reference numeral **101** denotes a bus for transferring display data and a sync signal inputted from an external device. Reference numeral **102** denotes a frame memory control circuit. Reference numeral **103** denotes a frame memory control bus. Reference numeral **104** denotes a frame memory. Reference numeral **105** denotes a data bus for transferring the display data read out from the frame memory **104**. Reference numeral **106** denotes an addition/subtraction data generation circuit for comparing the display data transferred through the data bus **101** with display data transferred through the data bus **105**. Reference numeral **107** denotes a data bus for transferring addition/subtraction coefficient data generated by the addition/subtraction coefficient data generation circuit **106**. Reference numeral **121** denotes a mode signal. The mode signal is used for selecting the addition/subtraction coefficient data in accordance with the response characteristics of a liquid crystal material. Reference numeral **108** denotes a data addition/subtraction circuit for converting the display data transferred through the data bus **101** on the basis of the addition/subtraction coefficient data **107**. Reference numeral **109** denotes a bus for transferring a control signal for executing timing control of the display data generated by the addition/subtraction circuit **108**, the sync signal, and so forth.

[0052] Reference numeral **110** denotes a timing control circuit for generating various timing signals of the liquid crystal driving circuit. Reference numeral **111** denotes a bus for transferring display data and the sync signal generated by the timing control circuit **110**. Reference numeral **112** denotes a bus for transferring the sync signal generated by the timing control circuit **110** to a scan driving circuit **114**. Reference numeral **113** denotes a signal driving circuit for generating a gray-scale voltage corresponding to the display data transferred through the bus **111**. Reference numeral **114** denotes a scan driving circuit for selecting sequentially the lines to which the gray-scale voltages generated by the signal driving circuit **113** are applied. Reference numeral **115** denotes a power supply circuit. Reference numeral **116** denotes a liquid crystal panel. Reference numeral **117** denotes a drain line bus for transferring the gray-scale voltage generated by the signal driving circuit **113** to the liquid crystal panel **116**. Reference numeral **118** denotes a gate line bus for transferring the scanning voltage generated by the scan driving circuit **114** to the liquid crystal panel **116**.

[0053] Reference numeral **119** denotes a power supply bus for transferring a power source voltage to the scanning driving circuit. Reference numeral **120** denotes a power supply bus for transferring the power supply voltage to the signal driving circuit **130**.

[0054] Reference numeral **121** denotes a mode signal for adjusting an addition data quantity and a subtraction data quantity corresponding to the response of the liquid crystal. Reference numeral **122** denotes an integrated circuit block in which the driving circuits for accomplishing high-speed response of the liquid crystal of this embodiment are integrated.

[0055] **FIG. 8** shows display data-to-addition data quantity characteristics when the display data changes from dark gray-scale display to bright gray-scale display. The abscissa represents post-change display data, and the ordinate represents the addition data quantity for each before-change display data.

[0056] **FIG. 9** shows display data-to-subtraction display data quantity characteristics when the display data changes from bright gray-scale display to dark gray-scale display. The abscissa represents the post-change display data and the ordinate represents the addition data quantity for each before-change display data.

[0057] In **FIG. 10**, the display data is inputed from the external device such as a television tuner or a video recorder (which naturally inputs digital data through the bus **105**, when it outputs the analog data, after the analog data is converted to the digital data by a digital data converter), or an information processing unit such as a personal computer. The greater the value of this display data, the brighter becomes the pixel. The smaller the value, the darker becomes the pixel. Reference numeral **1001** denotes a tilt coefficient generation circuit. Reference numeral **1002** denotes an inflection point generation circuit. Reference numeral **1003** denotes a data bus for transferring the inflection point data generated by the inflection point generation circuit **1002**. Reference numeral **1004** denotes an arithmetic operation unit for comparing and computing the display data transferred through the data bus **101** with the display data transferred through the data bus **105**. Reference numeral **1005** denotes a data bus for transferring the comparison result of the display data transferred through the data bus **105**. Reference numeral **1006** denotes a data bus for transferring the difference value between the display data transferred through the data bus **101** and the display data transferred through the data bus **105**. Reference numeral **1007** denotes a data bus for transferring the tilt coefficient data generated by the tilt coefficient generation circuit **1001**. Reference numeral **1008** denotes an arithmetic operation unit for computing the tilt coefficient data transferred through the data bus **1007** and the difference data transferred through the data bus **1006**.

[0058] **FIG. 11** shows a gray-scale voltage level to be applied to each liquid crystal at each of the 'A', 'B' and 'C' points for each frame time relative to the change of the display content shown in **FIG. 5**. The display content shown in **FIG. 11** are dynamic images at the 'A' and 'C' points and a still image at the 'B' point, for example.

[0059] **FIG. 12** corresponds to the change of the display content shown in **FIG. 5**. The abscissa represents the frame time and the ordinate represents display luminance. The graph shows a luminance change at each of the 'A', 'B' and 'C' points.

[0060] In **FIG. 13**, the ordinate represents response time of the liquid crystal and the abscissa represents the post-change display data. The response of the liquid crystal display device according to the prior art and the response of the liquid crystal display device according to the present invention, when the before-change display data is hex.00, are plotted by circles and dots, respectively in this graph. The term "response of liquid crystal" used in this embodiment means the time from the point at which the gray-scale voltage is applied to the pixel of the TFT liquid crystal panel **116** by the signals from the signal driving circuit **113** and the scan driving circuit **114** in **FIG. 1** to the point at which the gray-scale voltage so applied is displayed.

[0061] In **FIG. 14**, the ordinate represents the response of the liquid crystal and the abscissa represents the post-change display data in the same way as in **FIG. 13**. The response of the liquid crystal display device according to the prior art and that of the liquid crystal display device according to the present invention are plotted by circles and dots, respectively when the before-change display data is hex.FF.

[0062] Next, the operation will be explained in detail with reference to **FIG. 1** and so on.

[0063] In the liquid crystal display device of the present invention, the display data and the sync signal inputted from the external device through the bus **101** are stored in the frame memory **104** through the frame memory control circuit **102** and the frame memory control bus **103**. The frame memory control circuit **102** serially reads out the display data stored in the frame memory **104** after the passage of one frame, and serially outputs them through the data bus **105**. The frame memory control circuit **102**, the frame memory control bus **103** and the frame memory **104** serially repeat this operation.

[0064] Therefore, in the display data inputted to the addition/subtraction data generation circuit **106**, becomes the display data that is belated by one frame with respect to the display data transferred through the data bus **105**. The gray-scale change of the pixels corresponding to two consecutive frames is computed in this way. As a result, the addition/subtraction data generation circuit **106** can judge whether or not any change exits in the display data between the frames.

[0065] When the change exists in the display data between the frames, the addition/subtraction data generation circuit **106** can compute the addition/subtraction coefficient data as correction data to be transferred through the data bus from the relationship between the before-change display data and the post-change display data. The addition/subtraction coefficient data to be transferred through the data bus **107** have the characteristics shown in **FIGS. 8 and 9**. These characteristics are found out as a result of experiments conducted by the present inventor. The form of the addition/subtraction coefficient data shown in **FIGS. 8 and 9** is different depending on the materials of the liquid crystal panel, and so forth. **FIG. 8** shows the addition display data quantity characteristics when the display data changes from the dark gray-scale display to the bright gray-scale display. In this graph, the addition display data quantity is increased much more as the difference of the post-change display data from the before-change display data becomes greater, and is decreased when the post-change display data quantity exceeds a certain value.

[0066] This addition data quantity will be explained below in further detail.

[0067] The addition data quantity shown in **FIG. 8** is the value that takes the normal response time characteristic shown in **FIG. 13** into consideration. In this case, the normal response shown in **FIG. 13** is of the black display data of hex.00 as the before-change display data. When the post-display display data is below intermediate luminance, the response is more likely to become slow when the post-change display data is closer to intermediate luminance. When the post-change display data exceeds intermediate luminance, the response tends to increase gradually when the post-change display data is closer to the white display. Therefore, when the post-change display data is below intermediate luminance, the addition data quantity is increased much more, and is decreased much more when the post-change display data exceeds intermediate luminance and is closer to the white display. In this way, it becomes possible to achieve the high-rate response optimized for the response characteristics inherent to the liquid crystal.

[0068] Therefore, as shown in **FIG. 8, a** certain inflection point is provided to the liquid crystal having the normal response characteristic shown in **FIG. 13**. And, the addition data is increased by linear approximation (broken line) till the inflection point with the increase of the post-change display data, and the subtraction data is decreased by linear approximation (broken line) from the inflection point with the decrease of the post-change display data.

[0069] Incidentally, the addition data quantity has an upper limit. The difference between the before-change display data and the post-change display data, as represented by the solid line extending from the post-change display data, this upper limit is hex.FF in **FIG. 8**. As to the luminance display after the addition data quantity reaches the upper limit, the addition data takes the upper limit value as its value.

[0070] Next, **FIG. 9** shows the subtraction display data quantity characteristics in the case where the display data changes from the bright gray-scale display to the dark gray-scale display. In this graph, the addition display data quantity is increased much more as the difference of the post-change display data from the before-change display data becomes greater.

[0071] The subtraction data quantity will be hereby explained in further detail.

[0072] The subtraction data quantity shown in **FIG. 9** has the value that takes the normal response time shown in **FIG. 14** into consideration. In this case, the before-change display data is the white display data of hex.FF. When the post-change display data exceeds intermediate luminance, the normal response time shown in **FIG. 14** has the characteristic such that the closer the post-change display data to intermediate luminance, the slower becomes the response. When the post-change display data is below intermediate luminance, the normal response time has the characteristic such that the closer the post-change display data to the black display, the higher becomes gradually the response. Therefore, when the post-change display data is below intermediate luminance, the subtraction data quantity is increased much more when the post-change display data is closer to intermediate luminance. When the post-change display data is closer to the black display, the subtraction data quantity is decreased. In this way, high response, that takes the response characteristics inherent to the liquid crystal into consideration, can be accomplished.

[0073] As shown in **FIG. 8**, therefore, a certain inflection point is provided, and the subtraction data having the increasing tendency and the subtraction data having a decreasing tendency are linearly approximated with this inflection point as the boundary. In this embodiment, the inflection point is the upper limit value of the subtraction data quantity (that is, the difference between the before-change display data and the post-change display data as represented by the solid line extending from hex.00 of the post-change display data shown in **FIG. 8**).

[0074] Here, the subtraction data is increased by linear approximation (broken line) till the subtraction data reaches the upper limit, and uses the upper limit value as the subtraction data quantity after the subtraction data quantity reaches the upper limit value. In this way, the addition data and the subtraction data can be optimized by providing the inflection point in consideration of the response characteristic from the before-change display data to the post-change display data and by executing linear approximation with the increase of the post-change display data.

[0075] The explanation given above employs linear approximation as means for computing the addition coefficient data quantity and the subtraction coefficient data quantity. However, it is also possible to prepare the addition coefficient data quantity and the subtraction data quantity determined from the before-change display data and the post-change display data in a template, to store them in a memory circuit, and to substitute them for the formula.

[0076] Next, the addition/subtraction coefficient data quantity generation circuit **106** shown in **FIG. 10** will be explained. The explanation will be given about the case where the before-change display data shown in **FIG. 8** is hex.00 for the ease of explanation.

[0077] In **FIG. 10, a** tilt coefficient generation circuit **1001** generates tilt coefficient data from the display data, that is the display data of one preceding frame, transferred through the data bus **105**. This tilt coefficient is for computing the addition/subtraction data quantity corresponding to the post-change display data plotted in **FIG. 8**, and represents the tilt indicated by broken line. In the case of **FIG. 8**, for example, the post-change display data are below hex.7F and above hex.7F. An inflection point generation circuit **1002** generates this hex.7F as the inflection point and inputs it to the tilt coefficient generation circuit **1001** through the data bus **1003**. Another example of the kind of the tilt is the difference between **FIG. 8** and **FIG. 9**. In other words, it is the difference between the case where the before-change display data is greater than the post-change display data and the case where the former is smaller than the latter. The tilt coefficient becomes different in such a case, too. An arithmetic unit **1004** generates this difference, and inputs it to the tilt coefficient generation circuit **1001** through the data bus **1005**. Furthermore, the response changes depending on the characteristics of the liquid crystal materials, and a mode signal **121** is inputted therefore to the tilt coefficient generation circuit **1001**. The circuit of the tilt coefficient generation circuit **1001** may be modified in accordance with the characteristics of the liquid crystal without disposing this mode signal **121**.

[0078] As a result of the processes described above, the tilt coefficient generation circuit **1001** transfers the tilt coefficient data to the arithmetic operation unit **1008** through the data bus **1007**, and the arithmetic operation unit detects the portion at which the display data changes. In this way, the addition/subtraction coefficient data as the correction data

can be generated. Incidentally, when no change occurs in the display data, the difference data transferred through the data bus **1006** becomes '0'. Therefore, the addition/subtraction coefficient data transferred through the data bus **107**, too, becomes '0'. Needless to say, the correction data is not added to, or subtracted from, the display data in this case.

[**0079**] Turning back again to **FIG. 1**, the explanation of the operation will be continued. The addition/subtraction data generated by the addition/subtraction data generation circuit **106** is inputted to the data addition circuit **108** through the data bus **107**. In consequence, the data addition/subtraction circuit **108** can add or subtract the correction data to or from the portion at which the display content changes.

[**0080**] In this embodiment, the addition/subtraction data generation circuit **106** and the data addition/subtraction circuit **108** are described separately. For, the addition/subtraction data generation circuit **106** is the circuit that must be optimized in accordance with the characteristics of the liquid crystal. In the explanation of the embodiment, this addition/subtraction data is obtained by linear approximation. subtraction data is obtained by linear approximation. However, similar effects can be obtained also by means that stores in advance the addition coefficient data quantity and the subtraction coefficient data quantity obtained from the before-change display data and the post-change display data in a memory circuit, as described already.

[**0081**] These data are converted to the display data and the sync signal for operating the signal driving circuit **113** and the scan driving circuit **114** through the timing control circuit **122** and are transferred to the data buses **111** and **112**. The signal driving circuit **113** converts the display data transferred thereto through the data bus **111** to the corresponding gray-scale voltage and outputs it to the drain line bus **117**. The signal driving circuit **113** executes the operation of converting this display data to the gray-scale voltage simultaneously for all the pixels of one horizontal line. The scan driving circuit **114** sets the line, to which the gray-scale voltage is applied, to the selection state in synchronism with the timing at which the signal driving circuit **113** outputs the gray-scale voltage to the drain line bus **117**. This operation is carried out sequentially for each line, so that the gray-scale voltages corresponding to the display data for one screen can be applied to each pixel portion and furthermore, display luminance corresponding to the display data can be obtained. The the luminance change of the liquid crystal when the display content changes.

[**0082**] In **FIG. 5** showing the prior art example, the square is displayed in the display region including the 'A' and 'B' points at the time of the N frame, and the background is displayed at the 'C' point. This square moves to a region inclusive of the 'B' and 'C" points at the time of the (N+1) frame. In this instance, the display content changes from the square display to the background display at the 'A' point, remains unchanged at the 'B' point and changes from the background display to the square display at the 'C' point. The gray-scale voltage applied to the liquid crystal of each pixel portion changes with the change of this display content.

[**0083**] The voltage X is applied at the 'A' point in the N frame. The correction data is subtracted from the original display data in the (N+1) frame because the display content changes, and the voltage P is applied. Since the display content is coincident with that of the (N+1) frame in the (N+2) frame and so on, the voltage Y that is the gray-scale voltage corresponding to the original display data is applied. **FIG. 12** shows the luminance shift state representing the response of the liquid crystal from this voltage applied state. The luminance change at the 'A' point changes in the (N+1) frame with the luminance shift in which the voltage changes from the voltage X to the voltage P. The original voltage Y is applied in the (N+2) frame and so on. In consequence, the response of the liquid crystal can be speeded up much more than when the gray-scale voltage corresponding to the display data is applied as in the prior art. This also holds true of the change of the display content at the 'C' point. Since no change exists in the display content at the 'B' point, the voltage X is as such applied in the same way as in the prior art.

[**0084**] In the integrated circuit block **122** produced by integrating the driving circuits for accomplishing the high-speed response of the liquid crystal described above, this embodiment describes the addition/subtraction data generation circuit **106**, the data addition/subtraction circuit **108**. However, the frame memories **104** and the timing control circuit **110** may be integrated in the same chip as needed.

[**0085**] The embodiment of the present invention can speed up the response of the liquid crystal without changing the characteristics of the liquid crystal materials as shown in **FIGS. 13 and 14**. Since the content displayed in the preceding frame is not displayed as the after-image, this embodiment provides the effect that high image quality display becomes possible. The embodiment provides greater effects particularly for the display of dynamic images in the televisions using very often the intermediate luminance display.

[**0086**] According to the embodiment of the present invention, the interface portion of the liquid crystal display device is the same as that of the liquid crystal display device of the prior art. In other words, since the external device for outputting the display data to the liquid crystal display device need not be changed, the present invention can be applied easily to existing systems and can accomplish the liquid crystal display device at a low cost of production.

What is claimed is:

1. A liquid crystal display device comprising:

a correction circuit for detecting the change of a display content of a display pixel portion for each frame from input display data from an external device to correct said display data;

a signal driving circuit for generating a gray-scale voltage according to the output of said correction circuit;

a scan driving circuit for sequentially selecting scanning lines to which said gray-scale voltage is to be applied; and

a liquid crystal panel including gray-scale voltage lines for transferring said gray-scale voltage from said signal driving circuit, scanning lines stipulated by a signal from said scan driving circuit, said gray-scale voltage lines and said scanning lines being arranged in matrix, and pixel portions formed at the points of intersection of said gray-scale voltage lines and said scanning lines.

* * * * *

专利名称(译)	具有改善的响应特性驱动能力的液晶显示装置		
公开(公告)号	US20030117358A1	公开(公告)日	2003-06-26
申请号	US10/361647	申请日	2003-02-11
[标]申请(专利权)人(译)	古桥勉 犬冢TATSUHIRO KURIHARA HIROSHI ONO KIKUO		
申请(专利权)人(译)	古桥勉 犬冢TATSUHIRO KURIHARA HIROSHI ONO KIKUO		
当前申请(专利权)人(译)	松下液晶显示CO.，LTD. 日立显示器有限公司.		
[标]发明人	FURUHASHI TSUTOMU INUZUKA TATSUHIRO KURIHARA HIROSHI ONO KIKUO		
发明人	FURUHASHI, TSUTOMU INUZUKA, TATSUHIRO KURIHARA, HIROSHI ONO, KIKUO		
IPC分类号	G02F1/133 G09G3/20 G09G3/36 G09G5/39		
CPC分类号	G09G3/3611 G09G5/39 G09G2340/16 G09G2320/0252 G09G2320/0261 G09G2320/02		
优先权	1999294881 1999-10-18 JP		
其他公开文献	US6714181		
外部链接	Espacenet USPTO		

摘要(译)

一种液晶显示装置，其中亮度随施加不同的灰度电压而变化所需的时间相对于作为液晶的亮度变化时间的响应超过一个帧周期。液晶显示装置包括信号控制电路，用于防止前一帧的内容被显示为后像，并且还防止图像质量的劣化。信号控制电路包括：帧存储器，用于将从外部设备输入的第一显示数据延迟一帧;算术运算电路，用于将存储在帧存储器中并且延迟一帧的第二显示数据与第一显示数据进行比较，以及加法/减法电路，用于将算术运算电路输出的校正数据加到第一显示数据和从第一显示数据中减去。