



US 20060279682A1

(19) **United States**(12) **Patent Application Publication****Kim et al.**(10) **Pub. No.: US 2006/0279682 A1**(43) **Pub. Date: Dec. 14, 2006**(54) **LIQUID CRYSTAL DISPLAY AND THIN FILM TRANSISTOR PANEL THEREFOR**(30) **Foreign Application Priority Data**

Apr. 4, 2003 (KR) 2003-0021313

(75) Inventors: **Dong-Gyu Kim**, Yongin-si (KR);
Back-Won Lee, Seoul (KR)**Publication Classification**Correspondence Address:
F. CHAU & ASSOCIATES, LLC
130 WOODBURY ROAD
WOODBURY, NY 11797 (US)(51) **Int. Cl.**
G02F 1/1343 (2006.01)(52) **U.S. Cl.** 349/139(57) **ABSTRACT**

A thin film transistor panel for a liquid crystal display includes a substrate, a plurality of data lines formed over the substrate and extending in a first direction, and a plurality of gate lines formed over the substrate and extending in a second direction. The plurality of gate lines cross the plurality of data lines to form a plurality of pixel areas, each of the plurality of pixel areas having a multi-bent band shape. Each of a plurality of pixel electrodes are formed in a corresponding pixel area.

(73) Assignee: **Samsung Electronic Co., LTD.**(21) Appl. No.: **11/508,668**(22) Filed: **Aug. 23, 2006****Related U.S. Application Data**

(63) Continuation of application No. 10/817,473, filed on Apr. 2, 2004, now Pat. No. 7,113,242.




FIG.2




FIG.3




FIG.4A




FIG.4B




FIG.6




FIG. 7




FIG. 8




FIG.9A




FIG.9B




FIG.10A




FIG.10B




FIG.11A




FIG.11B




FIG.12




FIG.13




FIG.14




FIG.15




FIG.16




FIG.17




FIG.18





FIG.19



LIQUID CRYSTAL DISPLAY AND THIN FILM TRANSISTOR PANEL THEREFOR

CROSS-REFERENCE TO RELATED APPLICATION

[0001] This application is a continuation of U.S. application Ser. No. 10/817,473, filed on Apr. 2, 2004, the disclosure of which is hereby incorporated by reference herein in its entirety.

BACKGROUND

[0002] (a) Technical Field

[0003] The present disclosure relates to liquid crystal displays and thin film transistor array panels for liquid crystal displays.

[0004] (b) Discussion of Related Art

[0005] Liquid crystal displays (LCDs) are one of the most widely used flat panel displays. An LCD includes a liquid crystal (LC) layer interposed between two panels provided with field-generating electrodes. The LCD displays images by applying voltages to the field-generating electrodes to generate an electric field in the LC layer, which determines orientations of LC molecules in the LC layer to adjust polarization of incident light.

[0006] A disadvantage of LCDs is that they have a narrow viewing angle. Various techniques for enlarging the viewing angle have been proposed, including a technique utilizing a vertically aligned LC and providing cutouts or protrusions at the field-generating electrodes, such as the pixel electrodes and the common electrode.

[0007] Since the cutouts and the protrusions reduce the aperture ratio, the area occupied by the cutouts and the protrusions must be minimized. However, the width of the cutouts and the protrusions should be larger than a predetermined value and the distance between the cutouts and the protrusion should be smaller than a predetermined value to obtain stable LC domains defined by the cutouts and the protrusions and low response time of the LC.

[0008] Accordingly, there is a need for a thin film transistor panel of a liquid crystal display that provides an enlarged viewing angle while ensuring stable LC domains and low response time.

SUMMARY OF THE INVENTION

[0009] A thin film transistor panel for a liquid crystal display according to an embodiment of the invention comprises a substrate, a plurality of data lines formed over the substrate and extending in a first direction, and a plurality of gate lines formed over the substrate and extending in a second direction. The plurality of gate lines cross the plurality of data lines to form a plurality of pixel areas, each of the plurality of pixel areas having a multi-bent band shape. Each of a plurality of pixel electrodes is formed in a corresponding pixel area.

[0010] A liquid crystal display according to an embodiment of the invention includes a thin film transistor panel, a common electrode panel and a liquid crystal layer disposed between the thin film transistor panel and the common electrode panel. The thin film transistor panel includes a first

substrate, a plurality of data lines formed over the first substrate and extending in a first direction, and a plurality of gate lines formed over the first substrate and extending in a second direction. The plurality of gate lines cross the plurality of data lines to form a plurality of pixel areas, each of the plurality of pixel areas having a multi-bent band shape. Each of a plurality of pixel electrodes is formed in a corresponding pixel area. The common electrode panel includes a second substrate, a black matrix formed over the second substrate, and a common electrode formed over the black matrix.

[0011] A method of forming a thin film transistor panel of a liquid crystal display according to an embodiment of the invention includes forming a plurality of data lines over a substrate, the plurality of data lines extending in a first direction, and forming a plurality of gate lines over the substrate, the plurality of gate lines extending in a second direction and crossing the plurality of data lines to form a plurality of pixel areas. Each of the plurality of pixel areas has a multi-bent band shape. A pixel electrode is formed in each of the plurality of pixel areas.

BRIEF DESCRIPTION OF THE DRAWINGS

[0012] The present invention will become more apparent by describing embodiments thereof in detail with reference to the accompanying drawings in which:

[0013] **FIG. 1** is a layout view of an LCD according to an exemplary embodiment of the present invention;

[0014] **FIG. 2** is a sectional view of the LCD shown in **FIG. 1** taken along the line II-II';

[0015] **FIG. 3** is a sectional view of the LCD shown in **FIG. 1** taken along the lines III-III' and III'-III'';

[0016] **FIGS. 4A, 4B, 5A and 5B** are sectional views of the TFT array panel shown in **FIGS. 1-3** during various steps of a manufacturing method thereof according to an exemplary embodiment of the present invention;

[0017] **FIG. 6** is a layout view of an LCD according to another exemplary embodiment of the present invention;

[0018] **FIG. 7** is a sectional view of the LCD shown in **FIG. 6** taken along the line VII-VII';

[0019] **FIG. 8** is a sectional view of the LCD shown in **FIG. 6** taken along the lines VIII-VIII' and VIII'-VIII'';

[0020] **FIGS. 9A, 9B, 10A, 10B, 11A and 11B** are sectional views of the TFT array panel shown in **FIGS. 6-8** during various steps of a manufacturing method thereof according to an exemplary embodiment of the present invention;

[0021] **FIGS. 12 and 13** are sectional views of an LCD according to another exemplary embodiment of the present invention;

[0022] **FIGS. 14 and 15** are sectional views of an LCD according to another exemplary embodiment of the present invention;

[0023] **FIGS. 16 and 17** are sectional views of an LCD according to another exemplary embodiment of the present invention; and

[0024] **FIGS. 18 and 19** are sectional views of an LCD according to another exemplary embodiment of the present invention.

DESCRIPTION OF PREFERRED EMBODIMENTS

[0025] The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. The present invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein.

[0026] In the drawings, the thickness of layers, films and regions are exaggerated for clarity. Like numerals refer to like elements throughout. It will be understood that when an element such as a layer, film, region or substrate is referred to as being "on" another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being "directly on" another element, there are no intervening elements present.

[0027] Now, TFT array panels and manufacturing methods thereof according to exemplary embodiments of the present invention will be described with reference to the accompanying drawings.

[0028] **FIG. 1** is a layout view of an LCD according to an exemplary embodiment of the present invention, **FIG. 2** is a sectional view of the LCD shown in **FIG. 1** taken along the line II-II', and **FIG. 3** is a sectional view of the LCD shown in **FIG. 1** taken along the lines III-III' and III'-III''.

[0029] Referring to **FIGS. 1-3**, an LCD according to an exemplary embodiment of the present invention includes a TFT array panel **100**, a common electrode panel **200**, and a LC layer **3** interposed between the panels **100** and **200**. The LC layer **3** contains a plurality of LC molecules aligned vertical to surfaces of the panels **100** and **200**.

[0030] The TFT array panel **100** is now described in detail.

[0031] A plurality of gate lines **121** and a plurality of storage electrode lines **131** are formed on an insulating substrate **110**.

[0032] The gate lines **121** extend substantially in a transverse direction and are separated from each other. The gate lines **121** transmit gate signals. A plurality of projections of each gate line **121** forms a plurality of gate electrodes **123**. Each gate line **121** has an expansion **125** for contact with another layer or an external device.

[0033] Each storage electrode line **131** extends substantially in the transverse direction and includes a plurality of sets of storage electrodes including a pair of longitudinal storage electrodes **133a** and **133b** and a transverse storage electrode **133c** connecting the curved longitudinal storage electrodes **133a** and **133b**, and a plurality of connectors **133d** connecting two storage electrodes **133a** and **133b** in neighboring sets of storage electrodes **133a-133c**. The longitudinal storage electrodes **133a** and **133b** periodically curve and each of the longitudinal storage electrodes **133a** has a free end portion and a fixed end portion connected to the storage electrode line **131**, and both of the end portions have inclined edges. Each of the longitudinal storage electrodes **133b** has two end portions, one connected to the storage

electrode line **131** and the other connected to the connector **133d**. The storage electrode lines **131** are supplied with a predetermined voltage such as a common voltage, which is applied to a common electrode **270** on the common electrode panel **200** of the LCD.

[0034] The gate lines **121** as well as the storage electrode lines **131** include a lower film and an upper film. The lower film and the upper film have different physical characteristics. The upper film is preferably made of low resistivity metal including Al containing metal such as Al and Al alloy for reducing signal delay or voltage drop in the gate lines **121** and the storage electrode lines **131**. On the other hand, the lower film is preferably made of material such as Cr, Mo and Mo alloy, which has good contact characteristics with other materials such as indium tin oxide (ITO) or indium zinc oxide (IZO). A good exemplary combination of the lower film material and the upper film material is Cr and Al—Nd alloy. In **FIGS. 2 and 3**, the lower and the upper films of the gate electrodes **123** are indicated by reference numerals **231** and **232**, respectively, the lower and the upper films of the expansions **125** of the gate lines **121** are indicated by reference numerals **251** and **252**, respectively, the lower and the upper films of the curved longitudinal storage electrodes **133a** are indicated by reference numerals **331a** and **332a**, respectively, and the lower and the upper films of the curved longitudinal storage electrodes **133b** are indicated by reference numerals **331b** and **332b**, respectively. Portions of the upper films **252** of the expansions **125** of the gate lines **121** are removed to expose the underlying portions of the lower films **251**.

[0035] In various exemplary embodiments of the invention, the gate lines **121** and the storage electrode lines **131** may have a single layered or multi-layered (i.e., triple or more layered) structure.

[0036] In addition, the edge surfaces of the gate lines **121** and the storage electrode lines **131** are tapered, and the inclination angle of the edge surfaces with respect to a surface of the substrate **110** is in a range of about 30-80 degrees.

[0037] A gate insulating layer **140** preferably made of silicon nitride (SiNx) is formed on the gate lines **121** and the storage electrode lines **131**.

[0038] A plurality of semiconductor stripes **151** preferably made of hydrogenated amorphous silicon (abbreviated to "a-Si") is formed on the gate insulating layer **140**. Each semiconductor stripe **151** extends substantially in the longitudinal direction and is curved periodically. Each semiconductor stripe **151** has a plurality of projections **154** branched out toward the gate electrodes **123**. The width of each semiconductor stripe **151** becomes large near the gate lines **121** such that the semiconductor stripe **151** covers large areas of the gate lines **121**.

[0039] A plurality of ohmic contact stripes and islands **161** and **165** preferably made of silicide or n+ hydrogenated a-Si heavily doped with n type impurity are formed on the semiconductor stripes **151**. Each ohmic contact stripe **161** has a plurality of projections **163**, and the projections **163** and the ohmic contact islands **165** are located in pairs on the projections **154** of the semiconductor stripes **151**.

[0040] The edge surfaces of the semiconductor stripes **151** and the ohmic contacts **161** and **165** are tapered, and the

inclination angles of the edge surfaces of the semiconductor stripes **151** and the ohmic contacts **161** and **165** are preferably in a range of about 30-80 degrees.

[0041] A plurality of data lines **171** and a plurality of drain electrodes **175** are formed on the ohmic contacts **161** and **165** and the gate insulating layer **140**.

[0042] The data lines **171** for transmitting data voltages extend substantially in the longitudinal direction and intersect the gate lines **121** to define pixel areas arranged in a matrix. Each data line **171** curves periodically and includes a plurality of sets of five longitudinal portions and four oblique portions connected between the longitudinal portions. The upper two of the four oblique portions make a counterclockwise angle of about 45 degrees with the gate lines **121**, and the lower two of the four oblique portions make a clockwise angle of about 45 degrees with the gate lines **121**. Therefore, the data lines **171** step toward the left side, and then they return stepwise to their initial positions.

[0043] Therefore, each pixel area has a shape of a multi-bent band. The curvature of the semiconductor stripes **151** and the ohmic contact stripes **161** overlapping the data lines **171** follows that of the data lines **171**. Furthermore, the curvature of the curved longitudinal storage electrodes **133a** and **133b** also follows that of the data lines **171**.

[0044] Each data line **171** includes an expansion **179** having a wider width for contact with another layer or an external device. A plurality of branches of each data line **171**, which project toward the drain electrodes **175**, form a plurality of source electrodes **173**. Each pair of the source electrodes **173** and the drain electrodes **175** is separated from each other and opposite each other with respect to a gate electrode **123**. A gate electrode **123**, a source electrode **173**, and a drain electrode **175** along with a projection **154** of a semiconductor stripe **151** forms a TFT having a channel formed in the projection **154** disposed between the source electrode **173** and the drain electrode **175**.

[0045] The data lines **171** and the drain electrodes **175** also include a lower film **711** and **751**, respectively, preferably made of Mo, Mo alloy or Cr and an upper film **712** and **752**, respectively, located thereon and preferably made of Al containing metal or Ag containing metal. In FIGS. 2 and 3, the lower and the upper films of the source electrodes **173** are indicated by reference numerals **731** and **732**, respectively, and the lower and the upper films of the expansions **179** of the data lines **171** are indicated by reference numerals **791** and **792**, respectively. Portion of the upper films **792**, **752** of the expansions **179** of the data lines **171** and the drain electrodes **175** are removed to expose the underlying portions of the lower films **791** and **751**.

[0046] The lower films **711** and **751** and the upper films **712** and **752** of the data lines **171** and the drain electrodes **175** have tapered edge surfaces, and the inclination angles of the edge surfaces are in a range of about 30-80 degrees.

[0047] A passivation layer **180** preferably made of organic insulator such as a photosensitive material is formed on the data lines **171** and the drain electrodes **175**. The passivation layer **180** made of a photosensitive material can be patterned by exposure and development without an etching process. Alternatively, the passivation layer **180** may be made of a photo-insensitive organic material or an inorganic material such as SiO₂ and SiNx.

[0048] The passivation layer **180** has a plurality of contact holes **181** and **183** exposing the lower films **751** of the drain electrodes **175** and the lower films **791** of the expansions **179** of the data lines **171**, respectively. The passivation layer **180** and the gate insulating layer **140** have a plurality of contact holes **182**, **184** and **185** exposing the expansions **125** of the gate lines **121**, portions of the storage electrode lines **131** near the fixed end portions of the first storage electrodes **133a**, and the free end portions of the first storage electrodes **133a**, respectively. The sidewalls of the contact holes **181**, **182**, **183** as well as the contact holes **184** and **185** make an angle of about 30-85 degrees with respect to the surface of the substrate **110** and have stepped profiles including lower stairs **181b**, **182b** and **183b** and upper stairs **181a**, **182a** and **183a** as shown in FIGS. 2 and 3.

[0049] The contact holes **181-185** may have various planar shapes, such as a rectangular shape and a circular shape.

[0050] A plurality of pixel electrodes **190**, a plurality of contact assistants **95** and **97**, and a plurality of storage connecting bridges **91**, which are preferably made of ITO or IZO, are formed on the passivation layer **180**.

[0051] The pixel electrodes **190** are physically and electrically connected to the drain electrodes **175** through the contact holes **181** such that the pixel electrodes **190** receive the data voltages from the drain electrodes **175**.

[0052] Each pixel electrode **190** has a shape of a multi-bent band following that of the pixel area. Each of the pixel electrodes **190** has a transverse cutout **191** that divide the pixel electrodes **190** into upper and lower portions.

[0053] The storage connecting bridges **91** cross over the gate lines **121** and physically and electrically connect neighboring storage electrode lines **131** through the contact holes **184** and **185**. A conductor piece (not shown) may be disposed under each storage connecting bridge **91**. The storage connecting bridges **91** electrically connect all of the storage electrode lines **131** on the substrate **110**. The storage lines **131** and the storage bridges **91** can be used for repairing defects of the gate lines **121** and the data lines **171**. The conducting pieces may enhance electrical connection between the gate lines **121** and the storage connection bridge **91** when a laser beam is illuminated on the TFT array panel to repair defects.

[0054] The description of the common electrode panel **200** follows.

[0055] A black matrix **220** for preventing light leakage is formed on an insulating substrate **210** such as transparent glass.

[0056] A plurality of red, green and blue color filters **230** are formed on the black matrix and the substrate **210** and extend substantially along the columns of the pixel areas such that they periodically curve.

[0057] An overcoat **250** is formed on the color filters **230** and the black matrix **220**. A common electrode **270** preferably made of transparent conductive material such as ITO and IZO is formed on the overcoat **250**. The common electrode **270** has a plurality of cutouts **271**.

[0058] Each of the cutouts **271** of the common electrode **270** is curved such that each of the upper and the lower portions of the pixel electrodes **190** are obliquely partitioned

into two pieces. As shown in **FIG. 1**, each of the cutouts **271** of the common electrode **270** cuts across the upper portion of a corresponding pixel electrode **190** in a first direction and cuts across the lower portion of the corresponding pixel electrode **190** in a second direction opposite to the first direction. The cutout **271** has end portions that are elongated in the longitudinal direction.

[0059] The overcoat **250** prevents the color filters **230** from being exposed through the cutouts **271** of the common electrode **270** to contaminate the LC layer **3**.

[0060] A homogeneous or homeotropic alignment layer (not shown) is coated on the common electrode **270**.

[0061] A pair of polarizers (not shown) is provided on outer surfaces of the panels **100** and **200** such that their transmissive axes are crossed and one of the transmissive axes is parallel to the gate lines **121**.

[0062] The LCD may further include at least one retardation film for compensating the retardation of the LC layer **3**.

[0063] The LC molecules in the LC layer **3** are aligned such that their long axes are vertical to the surfaces of the panels **100** and **200**. The LC layer **3** has negative dielectric anisotropy.

[0064] Upon application of a common voltage to the common electrode **270** and a data voltage to the pixel electrodes **190**, an electric field substantially perpendicular to the surfaces of the panels **100** and **200** is generated. The LC molecules tend to change their orientations in response to the electric field such that their long axes are perpendicular to the field direction. In the meantime, the cutouts **271** of the common electrode **270** and the edges of the pixel electrodes **190** distort the electric field to have a horizontal component, which determines the tilt directions of the LC molecules. The horizontal component of the electric field is perpendicular to the edges of the cutouts **271** and the edges of the pixel electrodes **190**. Accordingly, four domains having different tilt directions are formed in the LC layer **3**.

[0065] As described above, since the area occupied by the cutouts **191** and **271** is reduced, the aperture ratio of the LCD is increased.

[0066] Since the tilt directions of all domains make an angle of about 45 degrees with the gate lines **121**, which are parallel to or perpendicular to the edges of the panels **100** and **200**, and the 45-degree intersection of the tilt directions and the transmissive axes of the polarizers gives maximum transmittance, the polarizers can be attached such that the transmissive axes of the polarizers are parallel to or perpendicular to the edges of the panels **100** and **200**, thereby reducing the production cost.

[0067] The resistance increases of the data lines **171** due to their curving shape can be compensated by widening the data lines **171**. Further, distortion of the electric field and increase of the parasitic capacitance due to the increase of the width of the data lines **171** can be compensated by maximizing the size of the pixel electrodes **190** and by adapting a thick organic passivation layer.

[0068] A method of manufacturing the TFT array panel shown in **FIGS. 1, 2** and **3** according to an embodiment of the present invention will be now described in detail.

[0069] **FIGS. 4A, 4B, 5A** and **5B** are sectional views of the TFT array panel shown in **FIGS. 1-3** during various steps of a manufacturing method thereof according to an embodiment of the present invention.

[0070] Referring to **FIGS. 4A** and **4B**, a lower conductive film and an upper conductive film are sputtered in sequence on an insulating substrate **110** such as transparent glass and wet or dry etched in sequence to form a plurality of gate lines **121** and a plurality of storage electrode lines **131**.

[0071] After sequential deposition of a gate insulating layer **140** having a thickness of about 1,500 to about 5,000 Å, an intrinsic a-Si layer having a thickness of about 500 to about 2,000 Å, and an extrinsic a-Si layer having a thickness of about 300 to about 600 Å, the extrinsic a-Si layer and the intrinsic a-Si layer are photo-etched to form a plurality of extrinsic semiconductor stripes and a plurality of intrinsic semiconductor stripes **151** including a plurality of projections **154** on the gate insulating layer **140**.

[0072] A lower conductive film and an upper conductive film each having a thickness of about 1,500 to about 3,000 Å are sputtered in sequence and are patterned to form a plurality of data lines **171** including a plurality of source electrodes **173** and a plurality of drain electrodes **175**.

[0073] Thereafter, portions of the extrinsic semiconductor stripes, which are not covered with the data lines **171** and the drain electrodes **175** are removed to complete a plurality of ohmic contact stripes **161** including a plurality of projections **163** and a plurality of ohmic contact islands **165** and to expose portions of the intrinsic semiconductor stripes **151**. Oxygen plasma treatment preferably follows thereafter to stabilize the exposed surfaces of the semiconductor stripes **151**.

[0074] Referring to **FIGS. 5A** and **5B**, a passivation layer **180** made of a photosensitive organic insulator is coated and exposed through a photo-mask **500** having a plurality of transmissive areas **502** and a plurality of slit areas **501** disposed around the transmissive areas **502**.

[0075] Accordingly, portions of the passivation layer **180** facing the transmissive areas **502** absorb the full energy of the light, while portions of the passivation layer **180** facing the slit areas **501** partially absorb the light energy.

[0076] Subsequently, the passivation layer **180** is developed to form a plurality of contact holes **181-185**. The portions of the passivation layer **180** facing the transmissive areas **502** are removed to their full thickness, while the portions facing the slit areas **501** remain to have reduced thickness, so that the contact holes **181-185** have stepped profiles.

[0077] Next, exposed portions of the upper conductive films **752, 792** and **252** of the drain electrodes **175**, the expansions **179** of the data lines **171**, and the expansions **125** of the gate lines **121**, respectively, as well as the upper conductive films of the storage electrode lines **131** are removed by etching.

[0078] An ITO or IZO film is deposited to a thickness of about 400 Å to about 500 Å and photo-etched to form a plurality of pixel electrodes **190**, a plurality of contact assistants **95** and **97**, and a plurality of storage connecting bridges **91**.

[0079] A TFT array panel for an LCD according to another embodiment of the present invention will be described in detail with reference to FIGS. 6 to 11B.

[0080] FIG. 6 is a layout view of an LCD according to another embodiment of the present invention, FIG. 7 is a sectional view of the LCD shown in FIG. 6 taken along the line VII-VII', and FIG. 8 is a sectional view of the LCD shown in FIG. 6 taken along the lines VIII-VIII' and VIII'-VIII''.

[0081] Referring to FIGS. 6-8, an LCD according to the present embodiment of the invention includes a TFT array panel 100, a common electrode panel 200, and a LC layer 3 interposed therebetween.

[0082] Layered structures of the panels 100 and 200 according to the present embodiment of the invention are similar to those of the previous embodiment.

[0083] Regarding the TFT array panel 100, a plurality of gate lines 121 including a plurality of gate electrodes 123 and a plurality of storage electrode lines 131 including a plurality of storage electrodes 133a-133c and a plurality of storage connectors 133d are formed on a substrate 110. A gate insulating layer 140 is formed on the gate lines 121 and the storage electrode lines 131, and a plurality of semiconductor stripes 151 including a plurality of projections 154, and a plurality of ohmic contact stripes 161 including a plurality of projections 163 and a plurality of ohmic contact islands 165 are sequentially formed on the gate insulating layer 140. A plurality of data lines 171 including a plurality of source electrodes 173 and a plurality of drain electrodes 175 are formed on the ohmic contacts 161 and 165, and a passivation layer 180 is formed thereon. A plurality of contact holes 181-185 are provided at the passivation layer 180 and the gate insulating layer 140, and a plurality of pixel electrodes 190, a plurality of contact assistants 95 and 97, and a plurality of storage connecting bridges 91 are formed on the passivation layer 180.

[0084] Regarding the common electrode panel 200, a plurality of red, green and blue color filters 230 and a black matrix 220 for preventing light leakage are formed on an insulating substrate 210. An overcoat 250 is formed on the color filters 230 and the black matrix 220, and a common electrode 270 is formed on the overcoat 250.

[0085] Different from the LCD shown in FIGS. 1-3, the semiconductor stripes 151 have substantially the same planar shapes as the data lines 171 and the drain electrodes 175 as well as the overlaying ohmic contacts 161 and 165, except for the projections 154 where TFTs are provided. In detail, the projections 154 include some exposed portions, which are not covered with the data lines 171 and the drain electrodes 175 such as portions located between the source electrodes 173 and the drain electrodes 175.

[0086] Now, a method of manufacturing the TFT array panel shown in FIGS. 6 to 8 according to an embodiment of the present invention will be described in detail.

[0087] FIGS. 9A, 9B, 10A, 10B, 11A and 11B are sectional views of the TFT array panel shown in FIG. 6-8 during various steps of a manufacturing method thereof according to an embodiment of the present invention.

[0088] Referring to FIGS. 9A and 9B, a lower conductive film and an upper conductive film are sputtered in sequence

on an insulating substrate 110 such as transparent glass and wet or dry etched in sequence to form a plurality of gate lines 121 and a plurality of storage electrode lines 131.

[0089] Next, a gate insulating layer 140, an intrinsic a-Si layer 150, and an extrinsic a-Si layer 160 are sequentially deposited by CVD to thicknesses of about 1,500 to about 5,000 Å, about 500 to about 2,000 Å and about 300 to about 600 Å, respectively. A conductive layer 170 including a lower film 701 and an upper film 702 is deposited by sputtering, and a photoresist film with a thickness of about 1 to about 2 microns is coated on the conductive layer 170.

[0090] The photoresist film is exposed to light through an exposure mask 600 including slit areas 601, and developed such that the developed photoresist PR has a position dependent thickness. The photoresist shown in FIGS. 9A and 9B includes a plurality of first to third portions with decreased thickness. The first portions are located on wire areas A2 and the second portions are located on channel areas C2, while the third portions located on remaining areas B2 are not illustrated in the figures since they have substantially zero thickness to expose underlying portions of the conductive layer 170.

[0091] The varying thickness of the photoresist PR enables selective etching of the underlying layers when using suitable process conditions. Therefore, a plurality of data lines 171 including a plurality of source electrodes 173, and a plurality of drain electrodes 175 as well as a plurality of ohmic contact stripes 161 including a plurality of projections 163, a plurality of ohmic contact islands 165 and a plurality of semiconductor stripes 151 including a plurality of projections 154 are obtained by a series of etching steps as shown in FIGS. 10A and 10B.

[0092] For descriptive purpose, portions of the conductive layer 170, the extrinsic a-Si layer 160, and the intrinsic a-Si layer 150 on the wire areas A2 are called first portions, portions of the conductive layer 170, the extrinsic a-Si layer 160, and the intrinsic a-Si layer 150 on the channel areas C2 are called second portions, and portions of the conductive layer 170, the extrinsic a-Si layer 160, and the intrinsic a-Si layer 150 on the remaining areas B2 are called third portions.

[0093] An exemplary sequence of forming such a structure is as follows:

[0094] (1) Removal of third portions of the conductive layer 170, the extrinsic a-Si layer 160 and the intrinsic a-Si layer 150 on the remaining areas B2;

[0095] (2) Removal of the second portions of the photoresist;

[0096] (3) Removal of the second portions of the conductive layer 170 and the extrinsic a-Si layer 160 on the channel areas C2; and

[0097] (4) Removal of the first portions of the photoresist.

[0098] Another exemplary sequence is as follows:

[0099] (1) Removal of the third portions of the conductive layer 170;

[0100] (2) Removal of the second portions of the photoresist;

[0101] (3) Removal of the third portions of the extrinsic a-Si layer 160 and the intrinsic a-Si layer 150;

[0102] (4) Removal of the second portions of the conductive layer 170;

[0103] (5) Removal of the first portions of the photoresist; and

[0104] (6) Removal of the second portions of the extrinsic a-Si layer 160.

[0105] The first example is described in detail below.

[0106] At first, the exposed third portions of the conductive layer 170 on the remaining areas B2 are removed by wet etching or dry etching to expose the underlying third portions of the extrinsic a-Si layer 160. The dry etching may etch out the top portions of the photoresist PR.

[0107] Next, the third portions of the extrinsic a-Si layer 160 and the intrinsic a-Si layer 150 are removed preferably by dry etching and the second portions of the photoresist PR are removed to expose the second portions of the conductive layer 170. The removal of the second portions of the photoresist PR are performed either simultaneously with or independent from the removal of the third portions of the extrinsic a-Si layer 160 and the intrinsic a-Si layer 150. A gas mixture of SF_6 and HCl or a gas mixture of SF_6 and O_2 can etch the a-Si layers 150 and 160 and the photoresist PR by nearly the same etching ratio. Residue of the second portions of the photoresist PR remaining on the channel areas C2 is removed by ashing. The semiconductor stripes 151 are completed in this step.

[0108] Next, the second portions of the conductive layer 170 and the extrinsic a-Si layer 160 on the channel areas C2 as well as the first portion of the photoresist PR are removed.

[0109] Both the conductive layer 170 and the extrinsic a-Si layer 160 may be dry etched.

[0110] Alternatively, the conductive layer 170 may be wet etched, while the extrinsic a-Si layer 160 is dry etched. The wet etch etches out lateral sides of the conductive layer 170, while the dry etch minimally etches out lateral sides of the extrinsic a-Si layer 160, so that step-wise lateral profiles are obtained. Examples of the gas mixtures are CF_4 and HCl and CF_4 and O_2 , as described above. The latter gas mixture leaves uniform thickness of the intrinsic semiconductor stripes 151.

[0111] In this way, the conductive layer 170 is divided into a data line 171 and a plurality of drain electrodes 175, and the extrinsic a-Si layer 160 is divided into an ohmic contact stripe 161 and a plurality of ohmic contact islands 165.

[0112] Referring to FIGS. 11A and 11B, a passivation layer 180 made of a photosensitive organic insulator is coated and exposed through a photo-mask 900 having a plurality of transmissive areas 902 and a plurality of slit areas 901 disposed around the transmissive areas 902. Accordingly, portions of the passivation layer 180 facing the transmissive areas 902 absorb the full energy of the light, while portions of the passivation layer 180 facing the slit areas 901 partially absorb the light energy.

[0113] Subsequently, the passivation layer 180 is developed to form a plurality of contact holes 181-185. The portions of the passivation layer 180 facing the transmissive

areas 902 are removed to their full thickness, while the portions facing the slit areas 901 remain to have reduced thickness, so that the contact holes 181-185 have stepped profiles.

[0114] The passivation layer 180 may be made of a photo-insensitive organic insulator. Alternatively, the passivation layer 180 may be made of an inorganic insulator having a low dielectric constant under 4, in which case an additional etching step for forming the contact holes 181-185 is required.

[0115] Referring to FIGS. 6 to 8, exposed portions of the upper conductive films 752, 792 and 252 of the drain electrodes 175, the expansions 179 of the data lines 171 and the expansions 125 of the gate lines 121, respectively, as well as the upper conductive films of the storage electrode lines 131 are removed by etching.

[0116] A plurality of pixel electrodes 190, a plurality of contact assistants 95 and 97, and a plurality of storage connecting bridges 91 are formed by depositing and photo-etching an ITO or IZO film having a thickness of about 400 Å to about 500 Å.

[0117] The etching of the IZO film may include wet etching using a Cr etchant such as $\text{HNO}_3/(\text{NH}_4)_2\text{Ce}(\text{NO}_3)_6/\text{H}_2\text{O}$, which does not erode the exposed Al portions of the data lines 171, the drain electrodes 175, the gate lines 121, and the storage electrode lines 131 through the contact holes 181-185. A preferred deposition temperature for minimizing the contact resistance ranges from room temperature to about 200° C. A sputtering target for depositing IZO preferably includes In_2O_3 and ZnO and the content of ZnO is preferably in a range about 15 to about 20 atomic %.

[0118] Nitrogen, which can prevent the formation of metal oxides on the exposed portions of the drain electrodes 175, the gate lines 121, the data lines 171, and the storage electrode lines 131 through the contact holes 181-185, is preferably used in a pre-heating process before the deposition of the ITO film or the IZO film.

[0119] FIGS. 12 and 13 are sectional views of an LCD according to another embodiment of the present invention.

[0120] Referring to FIGS. 12 and 13, an LCD according to the present embodiment of the invention includes a TFT array panel 100, a common electrode panel 200, and a LC layer 3 interposed therebetween.

[0121] Regarding the TFT array panel 100, a plurality of gate lines 121 including a plurality of gate electrodes 123 and a plurality of storage electrode lines 131 including a plurality of storage electrodes 133a-133c and a plurality of storage connectors 133d are formed on a substrate 110. A gate insulating layer 140 is formed on the gate lines 121 and the storage electrode lines 131, and a plurality of semiconductor stripes 151 including a plurality of projections 154, and a plurality of ohmic contact stripes 161 including a plurality of projections 163 and a plurality of ohmic contact islands 165 are sequentially formed on the gate insulating layer 140. A plurality of data lines 171 including a plurality of source electrodes 173 and a plurality of drain electrodes 175 are formed on the ohmic contacts 161 and 165 and the gate insulating layer 140.

[0122] A first passivation layer 801 preferably made of inorganic insulator such as SiN_x is formed on the data lines 171 and the drain electrodes 175.

[0123] A plurality of red, green and blue color filters 230R, 230G and 230B is formed on the first passivation layer 801. The color filters 230R, 230G and 230B extend substantially along the columns of the pixel areas defined by the data lines 171 such that they curve periodically. The neighboring color filters 230R, 230G and 230B overlap each other on the data lines 171 to form hills. The color filters 230R, 230G and 230B are not provided near the drain electrodes 175 and a peripheral area including the expansions 125 and 179 of the gate lines 121 and the data lines 179.

[0124] A second passivation layer 802 preferably made of photosensitive organic material is formed on the color filters 230R, 230G and 230B. The second passivation layer 802 also forms hills over the hills formed by the color filters 230R, 230G and 230B. The second passivation layer 802 prevents the color filters 230 from being exposed through the cutouts 271 of the common electrode 270 to contaminate the LC layer 3 and may be made of inorganic insulator such as SiNx and SiO₂.

[0125] The passivation layers 801 and 802 have a plurality of contact holes 181 and 183, and the passivation layers 801 and 802 and the gate insulating layer 140 have a plurality of contact holes 182, 184 and 185. The sidewalls of the contact holes 181, 182, 183 as well as the contact holes 184 and 185 make an angle of about 30 to about 85 degrees with respect to the surface of the substrate 110 and have stepped profiles including lower stairs 181b, 182b and 183b and upper stairs 181a, 182a and 183a.

[0126] A plurality of pixel electrodes 190, a plurality of contact assistants 95 and 97, and a storage connecting bridge 91 are formed on the second passivation layer 802.

[0127] The common electrode panel 200 includes a black matrix 220 and a common electrode 270 formed on an insulating substrate 210. In comparison to the common electrode panel 200 shown in FIGS. 2 and 3, the common electrode panel 200 shown in FIGS. 12 and 13 has no color filter and no overcoat.

[0128] Since the color filters 230R, 230G and 230B and the pixel electrodes 190 are provided on the TFT array panel 100, the LCD shown in FIGS. 12 and 13 may have a large alignment margin for aligning the TFT array panel 100 and the common electrode panel 200.

[0129] A TFT array panel 100 shown in FIGS. 12 and 13 may be manufactured by depositing a first passivation layer 801, forming a plurality of red, green, and blue color filters 230R, 230G, and 230B, coating a second passivation layer 802 made of a photosensitive organic layer, exposing and developing the passivation layer 802 to form upper portions of a plurality of contact holes 181-185, removing exposed portions of the first passivation layer 801 and the gate insulating layer 140 to form lower portions of the contact holes 181-185, and forming a plurality of pixel electrodes 190, a plurality of contact assistants 95 and 97, and a plurality of storage connecting bridges 91, after forming the gate lines 121, the storage electrode lines 131, the gate insulating layer 140, the semiconductor stripes 151, the ohmic contacts 161 and 165, the data lines 171, and the drain electrodes 175 as described above with reference to FIGS. 1-4B. The formation of the color filters 230R, 230G, and 230B includes three repetitions of coating, exposing, and developing a photosensitive film including a colored pigment.

[0130] FIGS. 14 and 15 are sectional views of an LCD according to another embodiment of the present invention.

[0131] Referring to FIGS. 14 and 15, an LCD according to the present embodiment of the invention includes a TFT array panel 100, a common electrode panel 200, and a LC layer 3 interposed therebetween.

[0132] Layered structures of the panels 100 and 200 according to the present embodiment of the invention are substantially the same as those shown in FIGS. 12 and 13.

[0133] Concerning the TFT array panel 100, a plurality of gate lines 121 and a plurality of storage electrode lines 131 are formed on a substrate 110. A gate insulating layer 140 is formed on the gate lines 121 and the storage electrode lines 131, and a plurality of semiconductor stripes 151 including a plurality of projections 154, and a plurality of ohmic contact stripes 161 including a plurality of projections 163 and a plurality of ohmic contact islands 165 are sequentially formed on the gate insulating layer 140. A plurality of data lines 171 and a plurality of drain electrodes 175 are formed on the ohmic contacts 161 and 165, and a first passivation layer 801 is formed on the data lines 171 and the drain electrodes 175. A plurality of red, green and blue color filters 230R, 230G and 230B are formed on the first passivation layer 801 and a second passivation layer 802 is formed on the color filters 230R, 230G and 230B. A plurality of contact holes 181-185 is provided at the first and the second passivation layers 801 and 802 and the gate insulating layer 140, and a plurality of pixel electrodes 190, a plurality of contact assistants 95 and 97, and a plurality of storage connecting bridges 91 are formed on the second passivation layer 802.

[0134] Concerning the common electrode panel 200, a black matrix 220 and a common electrode 270 are sequentially formed on an insulating substrate 210.

[0135] Different from the LCD shown in FIGS. 12 and 13, the semiconductor stripes 151 have substantially the same planar shapes as the data lines 171 and the drain electrodes 175 as well as the underlying ohmic contacts 161 and 165, except for the projections 154 where TFTs are provided. In detail, the projections 154 include some exposed portions, which are not covered with the data lines 171 and the drain electrodes 175 such as portions located between the source electrodes 173 and the drain electrodes 175.

[0136] A TFT array panel 100 shown in FIGS. 14 and 15 may be manufactured by forming a first passivation layer 801, a plurality of red, green, and blue color filters 230R, 230G, and 230B, a second passivation layer 802, a plurality of pixel electrodes 190, a plurality of contact assistants 95 and 97, and a plurality of storage connecting bridges 91 based on the steps described with reference to FIGS. 12 and 13, after forming the gate lines 121, the storage electrode lines 131, the gate insulating layer 140, the semiconductor stripes 151, the ohmic contacts 161 and 165, the data lines 171, and the drain electrodes 175 based on the steps described with reference to FIGS. 6-10B.

[0137] FIGS. 16 and 17 are sectional views of an LCD according to another embodiment of the present invention.

[0138] Referring to FIGS. 16 and 17, an LCD according to the present embodiment of the invention includes a TFT

array panel **100**, a common electrode panel **200**, and a LC layer **3** interposed therebetween.

[0139] Layered structures of the panels **100** and **200** according to the present embodiment of the invention are substantially the same as those shown in **FIGS. 12 and 13**.

[0140] Concerning the TFT array panel **100**, a plurality of gate lines **121** and a plurality of storage electrode lines **131** are formed on a substrate **110**. A gate insulating layer **140** is formed on the gate lines **121** and the storage electrode lines **131**, and a plurality of semiconductor stripes **151** including a plurality of projections **154**, and a plurality of ohmic contact stripes **161** including a plurality of projections **163** and a plurality of ohmic contact islands **165** are sequentially formed on the gate insulating layer **140**. A plurality of data lines **171** and a plurality of drain electrodes **175** are formed on the ohmic contacts **161** and **165**, and a passivation layer **180** is formed on the data lines **171** and the drain electrodes **175**. A plurality of red, green and blue color filters **230R**, **230G**, and **230B** are formed on the passivation layer **180** and a plurality of pixel electrodes **190**, a plurality of contact assistants **95** and **97**, and a plurality of storage connecting bridges **91** are formed on the passivation layer **180**. A plurality of contact holes **181-185** is provided in the passivation layer **180** and the gate insulating layer **140**.

[0141] Concerning the common electrode panel **200**, a black matrix **220** and a common electrode **270** are sequentially formed on an insulating substrate **210**.

[0142] Different from the LCD shown in **FIGS. 12 and 13**, there is no additional passivation layer on the color filters **230R**, **230G**, and **230B**. Accordingly, lateral surfaces of the color filters **230R**, **230G**, and **230B** near the contact holes **181**, **184** and **185** serve as upper portions of sidewalls of the contact holes **181**, **184** and **185** to smooth the profiles thereof as shown in **FIG. 16**. This structure is preferable when the color filters **230R**, **230G** and **230B** do not discharge impurities such as pigment that may contaminate the LC layer **3**.

[0143] **FIGS. 18 and 19** are sectional views of an LCD according to another embodiment of the present invention.

[0144] Referring to **FIGS. 18 and 19**, an LCD according to the present embodiment of the invention includes a TFT array panel **100**, a common electrode panel **200**, and a LC layer **3** interposed therebetween.

[0145] Layered structures of the panels **100** and **200** according to the present embodiment of the invention are substantially the same as those shown in **FIGS. 16 and 17**.

[0146] Concerning the TFT array panel **100**, a plurality of gate lines **121** and a plurality of storage electrode lines **131** are formed on a substrate **110**. A gate insulating layer **140** is formed on the gate lines **121** and the storage electrode lines **131**, and a plurality of semiconductor stripes **151** including a plurality of projections **154**, and a plurality of ohmic contact stripes **161** including a plurality of projections **163** and a plurality of ohmic contact islands **165** are sequentially formed on the gate insulating layer **140**. A plurality of data lines **171** and a plurality of drain electrodes **175** are formed on the ohmic contacts **161** and **165**, and a passivation layer **180** is formed on the data lines **171** and the drain electrodes **175**. A plurality of red, green and blue color filters **230R**, **230G** and **230B** are formed on the passivation layer **180**. A plurality of contact holes **181-185** are provided in the

passivation layer **180** and the gate insulating layer **140**, and a plurality of pixel electrodes **190**, a plurality of contact assistants **95** and **97**, and a plurality of storage connecting bridges **91** are formed on the passivation layer **180**.

[0147] Concerning the common electrode panel **200**, a black matrix **220** and a common electrode **270** are sequentially formed on an insulating substrate **210**.

[0148] Different from the LCD shown in **FIGS. 16 and 17**, the semiconductor stripes **151** have substantially the same planar shape as the data lines **171** and the drain electrodes **175** as well as the underlying ohmic contacts **161** and **165**, except for the projections **154** where TFTs are provided. In detail, the projections **154** include some exposed portions, which are not covered with the data lines **171** and the drain electrodes **175** such as portions located between the source electrodes **173** and the drain electrodes **175**.

[0149] While the present invention has been described in detail with reference to the preferred embodiments, those skilled in the art will appreciate that various modifications and substitutions can be made thereto without departing from the spirit and scope of the present invention as set forth in the appended claims.

What is claimed is:

1. A liquid crystal display comprising:

a thin film transistor panel comprising:

a first substrate;

a plurality of data lines formed over the first substrate and extending in a first direction;

a plurality of gate lines formed over the first substrate and extending in a second direction, the plurality of gate lines crossing the plurality of data lines to form a plurality of pixel areas, each of the plurality of pixel areas having a multi-bent band shape; and

a plurality of pixel electrodes each formed in a corresponding pixel area, and each of the plurality of data lines comprise a first set of oblique portions and a second set of oblique portions, the first set of oblique portions being angled counterclockwise by about 45° from the plurality of gate lines and the second set of oblique portions being angled clockwise by about 45° from the plurality of gate lines;

a common electrode panel, comprising:

a second substrate; and

a common electrode formed over the second substrate; and

a liquid crystal layer formed between the thin film transistor panel and the common electrode panel and comprising liquid crystal molecules aligned vertical to surface of the first substrate.

2. The liquid crystal display of claim 1, wherein each of the plurality of data lines is curved periodically to form the multi-bent band shaped pixel areas.

3. The liquid crystal display of claim 1, wherein each of the plurality of pixel electrodes comprises a cutout extending in the second direction that divides each of the plurality of pixel electrodes into a first portion and a second portion.

4. The liquid crystal display of claim 1, further comprising:

a plurality of color filters formed over the passivation layer, the plurality of pixel electrodes formed over the plurality of color filters.

5. The thin film transistor panel of claim 1, further comprising:

a plurality of storage electrode lines formed over the substrate and extending substantially in the second direction.

6. The thin film transistor panel of claim 5, further comprising:

a plurality of sets of storage electrodes connected to each storage electrode line, each set of storage electrodes

comprising a pair of first storage electrodes extending substantially in the first direction and a second storage electrode that connects the first storage electrodes; and

a plurality of connectors that connect the first storage electrodes in neighboring sets of storage electrodes.

7. The thin film transistor panel of claim 6, wherein each of the first storage electrodes is curved periodically.

8. The liquid crystal display of claim 1, further comprising:

a black matrix formed on second substrate, the common electrode formed over the black matrix.

* * * * *

| | | | |
|----------------|--|---------|------------|
| 专利名称(译) | 液晶显示器及其薄膜晶体管面板 | | |
| 公开(公告)号 | US20060279682A1 | 公开(公告)日 | 2006-12-14 |
| 申请号 | US11/508668 | 申请日 | 2006-08-23 |
| [标]申请(专利权)人(译) | 三星电子株式会社 | | |
| 申请(专利权)人(译) | 三星电子有限公司. | | |
| 当前申请(专利权)人(译) | 三星DISPLAY CO. , LTD. | | |
| [标]发明人 | KIM DONG GYU LEE BACK WON | | |
| 发明人 | KIM, DONG-GYU LEE, BACK-WON | | |
| IPC分类号 | G02F1/1343 G02F1/133 G02F1/136 G02F1/1362 G02F1/1368 H01L29/786 | | |
| CPC分类号 | G02F1/133707 G02F1/134336 G02F1/1362 G02F2001/136236 G02F1/136286 G02F2001/134345 G02F1/136227 | | |
| 优先权 | 1020030021313 2003-04-04 KR | | |
| 其他公开文献 | US7667806 | | |
| 外部链接 | Espacenet USPTO | | |

摘要(译)

一种用于液晶显示器的薄膜晶体管面板，包括：基板;形成在基板上并沿第一方向延伸的多条数据线;以及形成在基板上并沿第二方向延伸的多条栅极线。多条栅极线与多条数据线交叉以形成多个像素区域，多个像素区域中的每一个具有多弯曲带状。多个像素电极中的每一个形成在对应的像素区域中。

