



US 20100007836A1

(19) **United States**(12) **Patent Application Publication**
Lee(10) **Pub. No.: US 2010/0007836 A1**(43) **Pub. Date: Jan. 14, 2010**(54) **LIQUID CRYSTAL DISPLAY DEVICE AND
DRIVING METHOD FOR FABRICATING THE
SAME**(75) Inventor: **Sang Yeup Lee, Gyeonggi-do (KR)**

Correspondence Address:

HOLLAND & KNIGHT LLP**2099 PENNSYLVANIA AVE, SUITE 100****WASHINGTON, DC 20006 (US)**(73) Assignee: **LG DISPLAY CO., LTD., Seoul**
(KR)(21) Appl. No.: **12/318,159**(22) Filed: **Dec. 22, 2008**(30) **Foreign Application Priority Data**

Jul. 11, 2008 (KR) 10-2008-0067524

Publication Classification(51) **Int. Cl.****G02F 1/1343**

(2006.01)

G02F 1/1333

(2006.01)

(52) **U.S. Cl. 349/139; 349/187**

(57)

ABSTRACT

A liquid crystal display device includes a gate line on a substrate; a data line defining a pixel region by crossing the gate line; a thin film transistor formed at a crossing position between the gate line and the data line; a passivation layer protecting the thin film transistor; a pixel electrode connected with the thin film transistor; a common electrode generating an electric field with the pixel electrode; and a plurality of grooves on the passivation layer, wherein at least one of the pixel electrode and the common electrode is arranged at intervals in the pixel region, and the grooves are formed at intervals on the passivation layer disposed between the at least one of the pixel electrode and the common electrode arranged at intervals in the pixel region.




FIG. 1




FIG. 3A




FIG. 3B




FIG. 3D




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8A




FIG. 8B




FIG. 9





FIG. 10



**LIQUID CRYSTAL DISPLAY DEVICE AND
DRIVING METHOD FOR FABRICATING THE
SAME**

[0001] This application claims the benefit of the Korean Patent Application No. 10-2008-0067524 filed on Jul. 11, 2008, which is hereby incorporated by reference as if fully set forth herein.

BACKGROUND OF THE INVENTION

[0002] 1. Field of the Invention

[0003] The present invention relates to a liquid crystal display (LCD) device, and more particularly, to an LCD device capable of improving low-voltage operability and transmittance, and a method for fabricating the same.

[0004] 2. Discussion of the Related Art

[0005] According to development of an information-oriented society, demand for a variety of display devices have been gradually increasing. Meeting such demand, recently, researches have been carried out on various flat panel display devices including a liquid crystal display (LCD), a plasma display panel (PDP), an electro luminescent display (ELD), a vacuum fluorescent display (VFD) and so forth. Some of those display devices are already widely used in various kinds of equipment.

[0006] The LCD is particularly widely used, replacing a cathode ray tube (CRT) as a mobile image displaying device, since having several advantages such as an excellent image quality, lightness, compactness, and low power consumption. Besides the mobile use, for example as a monitor of a laptop, the application field of the LCD is increasing and diversifying to monitors of a TV that receives and displays broadcasting signals and of a general computer.

[0007] In general, the LCD mainly includes a thin film transistor (TFT) array substrate, a color filter array substrate, and a liquid crystal layer interposed between the two substrates.

[0008] The TFT substrate includes pluralities of gate lines and data lines arranged on a substrate horizontally and vertically to thereby define a plurality of pixel regions, a TFT which is a switching device formed at crossing positions of the gate lines and the data lines, and pixel electrodes formed on the pixel regions.

[0009] The color filter substrate includes color filters embodying colors, and a black matrix defining the color filters and preventing reflection of external light.

[0010] Here, a passivation layer which protects the TFT transmits light at the pixel region. However, since the passivation layer absorbs or reflects light, the optical transmittance would be deteriorated. Also, when forming an electric field for a common electrode and the pixel electrode, the electric field is weakened due to the passivation layer. Accordingly, a higher driving voltage is required.

[0011] Furthermore, because the liquid crystal cannot be favorably operated on electrodes, the transmittance is greatly deteriorated on the electrodes.

SUMMARY OF THE INVENTION

[0012] Accordingly, the present invention is directed to a liquid crystal display (LCD) device and a method for fabricating the same that substantially obviate one or more problems due to limitations and disadvantages of the related art.

[0013] An object of the invention is to provide an LCD device capable of improving operability at a low voltage and optical transmittance, and a method for fabricating the same.

[0014] Additional advantages, objects, and features of the invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the invention. The objectives and other advantages of the invention may be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.

[0015] To achieve these objects and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, a liquid crystal display device includes a gate line on a substrate; a data line defining a pixel region by crossing the gate line; a thin film transistor formed at a crossing position between the gate line and the data line; a passivation layer protecting the thin film transistor; a pixel electrode connected with the thin film transistor; a common electrode generating an electric field with the pixel electrode; and a plurality of grooves on the passivation layer, wherein at least one of the pixel electrode and the common electrode is arranged at intervals in the pixel region, and the grooves are formed at intervals on the passivation layer disposed between the at least one of the pixel electrode and the common electrode arranged at intervals in the pixel region.

[0016] In another aspect, a method for fabricating a liquid crystal display device includes forming a gate line and a data line defining a pixel region by crossing each other on a substrate; forming a thin film transistor at the crossing position between the gate line and the data line; forming a passivation layer on the substrate including the TFT so as to protect the thin film transistor; forming a pixel electrode in connection with the thin film transistor; forming a common electrode to generate an electric field together with the pixel electrode; and forming a plurality of grooves on the passivation layer, wherein at least one of the pixel electrode and the common electrode is arranged at intervals in the pixel region, and the plurality of grooves are formed at intervals on the passivation layer disposed between the at least one of the pixel electrode and the common electrode arranged at intervals in the pixel region.

[0017] It is to be understood that both the foregoing general description and the following detailed description of the invention are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

[0018] The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and along with the description serve to explain the principle of the invention. In the drawings:

[0019] FIG. 1 is a plan view of a thin film transistor (TFT) substrate of an LCD device in a fringe field switching mode according to a first embodiment of the invention;

[0020] FIG. 2 is a cross-section view illustrating the TFT substrate across a line I-I' in FIG. 1;

[0021] FIG. 3A to FIG. 3E are cross-section views illustrating processes of fabricating the TFT substrate shown in FIG. 2;

[0022] FIG. 4 is a graph illustrating the transmittance according to voltage in the LCD device according to the first embodiment of the invention;

[0023] FIG. 5 is a graph illustrating the transmittance at sectional surfaces of a pixel electrode and a common electrode forming a fringe field in the LCD according to the first embodiment of the invention;

[0024] FIG. 6 is a plan view of a TFT substrate of an in-plane switching mode LCD device according to a second embodiment of the invention;

[0025] FIG. 7 is a cross-section view of the TFT substrate of FIG. 6 along a line II-II';

[0026] FIG. 8A to FIG. 8D are cross-section views illustrating processes of fabricating the TFT substrate shown in FIG. 7;

[0027] FIG. 9 is a graph illustrating the transmittance according to voltage in the LCD device according to the second embodiment of the invention; and

[0028] FIG. 10 is a graph illustrating the transmittance at sectional surfaces of a pixel electrode and a common electrode forming a horizontal field in the LCD according to the second embodiment of the invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

[0029] Reference will now be made in detail to the preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.

[0030] FIG. 1 is a plan view of a thin film transistor (TFT) substrate of an LCD device in a fringe field switching mode according to a first embodiment of the invention, and FIG. 2 is a cross-section view illustrating the TFT substrate across a line I-I' in FIG. 1. Referring to FIGS. 1 and 2, the LCD device includes a plurality of gate lines 102 formed on a substrate 100, a plurality of data lines 113 crossing the gate lines 102 with gate insulating layers 111 interposed, thereby defining pixel regions, a TFT formed at respective crossing positions between the gate lines 102 and the data lines 113, a pixel electrode 140 connected with the TFT, a common electrode 150 having a plate form overlapping the pixel electrode 140 with interposition of a passivation layer 120, and a common line 155 connected with the common electrode 150 to supply the common electrode 150 with a common voltage for driving a liquid crystal.

[0031] The TFT includes a gate electrode 104 included in the gate line 102, the gate insulating layer 111 formed on the whole surface of the TFT substrate 100 whereon the gate line 102 is formed, overlapping the gate electrode 104, a semiconductor layer 108 constituted by an ohmic contact layer 108a and an active layer 108b and formed on the gate insulating layer 111 to overlap the gate electrode 104, a source electrode 110a formed on the semiconductor layer 108 to contact with the data line 113, and a drain electrode 110b formed on the semiconductor layer 108 to face the source electrode 110a.

[0032] A fringe field is formed by setting an interval between the pixel electrode 140 and the common electrode 150 to be less than a cell gap of upper and lower substrates of an LCD panel. Liquid crystal molecules filling the gap between the upper and lower substrates are operated by the fringe field, accordingly enhancing the aperture ratio and the transmittance.

[0033] The pixel electrode 140 includes a pixel electrode horizontal part 140a having a plate form including slits, electrically connected with the drain electrode 110b exposed through a contact hole 130 penetrating the passivation layer 120 and postured parallel with the gate lines 102. Also, the pixel electrode 140 includes pixel electrode vertical parts 140b forming the fringe field together with the common electrode 150 through connection with the pixel electrode horizontal part 140a. The pixel electrode vertical parts 140b are spaced from one another.

[0034] The common electrode 150 is formed on the gate insulating layer 111 in the form of a plate, and overlapped with the pixel electrode 140 with the passivation layer 120 interposed between the common electrode 150 and the pixel electrode 140. The common electrode 150 and the pixel electrode 140 generate the fringe field. Positions of the common electrode 150 and the pixel electrode 140 are exchangeable. That is, while the pixel electrode 140 is formed in a plate form at a lower part of the passivation layer 120, the common electrode 150 may be formed overlapping the pixel electrode 140 with the passivation layer 120 interposed.

[0035] Here, the passivation layer 120 formed between the pixel electrode 140 and the common electrode 150 may cause deterioration of the optical transmittance and the electric field between the pixel electrode 140 and the common electrode 150. Therefore, a high driving voltage may be required. To overcome such a problem, grooves having a predetermined depth are formed on the passivation layer 120 disposed between the common electrodes 150 or the pixel electrodes 140, through dry etching using the common electrode 150 or the pixel electrode 140 as a mask. A height T1 of the passivation layer 120 disposed between the common electrodes 150 or the pixel electrodes 140 including the grooves is smaller than a height T2 of the passivation layer 120 disposed under the common electrode 150 or the pixel electrode 140, and the height difference (T2-T1) is set to about 0.1-0.7 μm which would not incur damage of an alignment layer during physical rubbing in a horizontally aligned structure.

[0036] The passivation layer 120 may be formed by vapor-depositing an inorganic insulator, for example, through plasma enhanced chemical vapor deposition (PECVD). Also, the passivation layer 120 may be formed by spin or spinless coating of an organic insulator such as an acryl-based organic compound, Benzocyclobuten (BCB), and Perfluorocyclobutane (PFCB) having a low dielectric constant.

[0037] The pixel electrode 140, the common electrode 150 and the common line 155 are formed of a transparent conductive material, for example, indium tin oxide (ITO), tin oxide (TO), indium zinc oxide (IZO), indium tin zinc oxide (ITZO) and so on.

[0038] In case that the common electrode 150 and the common line 155 are formed of the same material, they may be integrally formed. However, in case that the common electrode 150 and the common line 155 are formed of different materials and at different layers, they are electrically connected through a dedicated contact hole. In this case, the common electrode 150 may be structured in a single layer or multilayers comprising metal such as Mo, Al, Al—Nd, Cu, Cr and Ti or an alloy of the metals.

[0039] Thus, the transmittance can be improved by forming the grooves by etching the passivation layer 120 disposed between the electrodes 140 or 150 by a predetermined depth without an increase of voltage or structural modification.

Also, the same transmittance can be achieved with a lower voltage, thereby reducing consumed power.

[0040] FIG. 3A to FIG. 3E are cross-section views illustrating processes of fabricating the TFT substrate shown in FIG. 2. Referring to FIG. 3A, the TFT transistor is structured on a substrate 100, comprising the gate electrode 104, the gate insulating layer 111 formed on the whole surface of the substrate 100 including the gate electrode 104, the semiconductor layer 108 including the ohmic contact layer 108a and the active layer 108b formed on the gate insulating layer 111 to be overlapped with the gate electrode 104, the source electrode 110a diverged from the data line 113 and formed on the semiconductor layer 108, and the drain electrode 110b formed on the semiconductor layer 108 to face the source electrode 110a.

[0041] For example, a gate metal layer is formed on the substrate 100 through vapor-deposition such as sputtering, and then patterned through photolithography and etching using a mask, thereby forming the gate line 102 (shown in FIG. 1) and the gate electrode 104.

[0042] The gate metal layer may be structured in a single layer or multiple layers comprising metal such as Mo, Al, Al—Nd, Cu, Cr and Ti or an alloy of the metals.

[0043] Next, the gate insulating layer 111, an amorphous silicon (a-Si) layer, and another a-Si layer doped with dopants (n+) are sequentially formed on the whole surface of the substrate 100 which includes the gate electrode 104, through vapor-deposition such as PECVD. Next, a source and drain metal layer is vapor-deposited for example through sputtering, and then patterned through photolithography and etching using a mask, accordingly forming the semiconductor layer 108 comprising the ohmic contact layer 108a and the active layer 108b, the data line 113 (FIG. 1) and the source and drain electrodes 110a and 110b. Here, diffraction exposure or a halftone mask is used for electrical isolation among the source electrode 110a, the drain electrode 110b and the ohmic contact layer 108a.

[0044] An inorganic insulator such as SiOx or SiNx is used for the material of the gate insulating layer 111. The source and drain electrodes 110a and 110b may be structured in a single layer or multiple layers comprising metal such as Mo, Al, Al—Nd, Cu, Cr and Ti or an alloy of the metals.

[0045] After that, as shown in FIG. 3B, a first transparent conductive layer is vapor-deposited on the whole surface of the substrate 100 including the source and drain electrodes 110a and 110b, and then patterned through photolithography and etching using a mask, accordingly forming the common electrode 150 having a plate form on the pixel region. In addition, the common line 155 (FIG. 1) is integrally formed with the common electrode 150 to apply the common voltage to the common electrode 150.

[0046] The first transparent conductive layer includes indium tin oxide (ITO), tin oxide (TO), indium zinc oxide (IZO), indium tin zinc oxide (ITZO) and so on.

[0047] When the common electrode 150 and the common line 155 (FIG. 1) are made of different materials and disposed on different layers, they are connected electrically through a dedicated contact hole. In this case, the common electrode 150 may be structured in a single layer or plural layers comprising metal such as Mo, Al, Al—Nd, Cu, Cr and Ti or an alloy of the metals.

[0048] Referring to FIG. 3C, the passivation layer 120 including the contact hole 130 for exposure of the drain electrode 110b is formed on the whole surface of the substrate

100 that includes the common electrode 150. For example, after the passivation layer 120 is formed throughout the surface of the substrate 100 including the common electrode 150, photolithography and etching are performed to pattern the passivation layer 120, accordingly forming the contact hole 130 that exposes the drain electrode 110b.

[0049] The passivation layer 120 may be formed by vapor-depositing an inorganic insulator such as the gate insulating layer 111, for example by PECVD, or formed by spin or spinless coating of an organic insulator such as BCB and PFCB having a low dielectric constant.

[0050] Referring to FIG. 3D, the pixel electrode 140 is formed on the passivation layer 120. For example, a second transparent conductive layer is vapor-deposited on the passivation layer 120 and then patterned by photolithography and wet etching using a mask. Accordingly, there are formed the pixel electrode horizontal part 140a electrically connected with the drain electrode 110b through the contact hole 130 and the pixel electrode vertical part 140b parallel with the data lines 113 (FIG. 1). The pixel electrode 140 and the common electrode 150, overlapping each other with the passivation layer 120 interposed therebetween, generate the fringe field.

[0051] The common electrode 150 and the pixel electrode 140 may be exchanged in their positions. That is, the pixel electrode 140 may be formed in the plate form under the passivation layer 120, the common electrode 150 may be overlapped with the pixel electrode 140 with the passivation layer 120 interposed between the pixel electrode 140 and the common electrode 150. The second transparent conductive layer is formed of any of ITO, TO, IZO and ITZO.

[0052] Next, as shown in FIG. 3E, dry etching is performed on the passivation layer 120 using the common electrode 150 or the pixel electrode 140 as a mask, thereby forming grooves of a predetermined depth at the passivation layer 120 between the common electrodes 150 or the pixel electrodes 140.

[0053] After the wet etching for forming the pixel electrode 140 and the common electrode 150, dry etching is continuously performed to pattern the passivation layer 120 precisely corresponding to overlay alignment of patterns of the common electrode 150 or the pixel electrode 140. Accordingly, the grooves are formed. The passivation layer 120 is self-aligned through the patterns of the electrode 140 or 150.

[0054] The height T1 of the passivation layer 120 disposed between the common electrodes 150 or the pixel electrodes 140 including the grooves is smaller than the height T2 of the passivation layer 120 disposed under the common electrode 150 or the pixel electrode 140, and the height difference (T2—T1) is set to about 0.1–0.7 μm which would not incur damage of an alignment layer during physical rubbing in a horizontally aligned structure.

[0055] Equation 1 is suggested to obtain a threshold voltage V_{th} , wherein K_{IPS} denotes a rotational elasticity coefficient, ' ϵ_0 ' denotes a vacuum permittivity, ' ϵ_r ' denotes an intrinsic constant of the liquid crystal, 'd' denotes a cell gap, and 'l' denotes a distance between the electrodes.

$$V_{th} = \frac{\pi l}{d} \sqrt{\frac{K_{IPS}}{\epsilon_0 \epsilon_r}} \quad \text{Equation 1}$$

[0056] It can be appreciated from [Equation 1] that, by thus forming the grooves by etching the passivation layer 120

disposed between the common electrodes **150** or the pixel electrodes **140** by a predetermined depth, the cell gap of the upper and lower substrates is increased. Therefore, the distance between the common electrodes **150** or the pixel electrodes **140** forming the fringe field is decreased. Consequently, the threshold voltage is decreased and low-voltage driving can be achieved.

[0057] FIG. 4 is a graph showing the transmittance according to the voltage. Referring to FIG. 4, a structure A is a flat structure without the grooves formed at the passivation layer **120** disposed under the common electrode **150** or the pixel electrode **140** in the pixel region. In a structure B, the grooves of $0.3\ \mu\text{m}$ are formed at the passivation layer **120** between the common electrodes **150** or the pixel electrodes **140**. In a structure C, the grooves of $0.2\ \mu\text{m}$ are formed at the passivation layer **120** between the common electrodes **150** or the pixel electrodes **140**.

[0058] For example, when a voltage of 3V is applied, the transmittance is about 0.17 in the structure A without the grooves, about 0.23 in the structure B with the grooves of $0.3\ \mu\text{m}$, and about 0.21 in the structure C with the grooves of $0.2\ \mu\text{m}$. Thus, the structure B and C having the grooves at the passivation layer **120** enable the low-voltage driving with the same transmittance, in comparison with the structure A according to a related art, accordingly reducing the power consumption.

[0059] Thus, the transmittance can be enhanced with the same voltage applied, by forming the grooves through etching of the passivation layer **120**.

[0060] FIG. 5 is a graph showing the transmittance at a sectional surface of the pixel electrode **140** constituting the fringe field, according to a first embodiment of the invention. It can be understood that the transmittance of the structures B and C having the grooves at the passivation layer **120** is further improved at an upper part of the respective pixel electrode **140** in the pixel region, compared to the transmittance of the structure A not having the grooves. Here, since the pixel electrode **140** and the common electrode **150** may be exchanged in their positions, the graph may denote the transmittance at a sectional surface of the common electrode **150**.

[0061] FIG. 6 is a plan view of a TFT substrate in an LCD device of an in-plane switching (IPS) mode, according to a second embodiment of the invention, and FIG. 7 is a cross-section view of the TFT substrate of FIG. 6, cut along a line II-II'. Referring to FIGS. 6 and 7, the LCD device of the IPS mode includes a plurality of gate lines **202** formed on a substrate **100**, a plurality of data lines **213** crossing the gate lines **202** with gate insulating layers **211** interposed, thereby defining pixel regions, a TFT formed at respective crossing positions between the gate lines **202** and the data lines **213**, a pixel electrode **240** forming the horizontal field along with the pixel electrode **240** at each pixel region, and a common line **255** connected with the common electrode **250** to supply the common electrode **250** with a common voltage for driving a liquid crystal.

[0062] The TFT includes a gate electrode **204** diverged from the gate line **202**, the gate insulating layer **211** formed on the whole surface of the TFT substrate **100** whereon the gate line **202** is formed, to overlap the gate electrode **204**, a semiconductor layer **208** constituted by an ohmic contact layer **208a** and an active layer **208b** and formed on the gate insulating layer **211** to overlap the gate electrode **204**, a source electrode **210a** formed on the semiconductor layer **208** as

diverged from the data line **213**, and a drain electrode **210b** formed on the semiconductor layer **208** to face the source electrode **210a**.

[0063] The pixel electrode **240** includes a pixel electrode horizontal part **240a** electrically connected with the drain electrode **210b** exposed through a contact hole **230** penetrating a passivation layer **220** and postured parallel with the gate line **202**. The pixel electrode **240** further includes a pixel electrode finger part **240b** forming the fringe field together with the common electrode **150** through connection with the pixel electrode horizontal part **240a**.

[0064] The common line **255** is formed parallel with the gate line **202**. The common electrode **250** is formed at each pixel region, being diverged from the common line **255**. The common electrode **250** forms a horizontal field by being alternately arranged with the pixel electrode finger part **240b**.

[0065] At a lower part of the pixel electrode **240** and the common electrode **250**, the passivation layer **220** is formed to protect the TFT. However, the passivation layer **220** formed at an opened region, that is, between the pixel electrodes **240** or the common electrodes **250** deteriorates the optical transmittance. To solve this problem, grooves having a predetermined depth are formed on the passivation layer **220** between the common electrodes **250** or the pixel electrodes **240**, through dry etching using the common electrode **250** or the pixel electrode **240** as a mask. A height T1 of the passivation layer **220** disposed between the common electrodes **250** or the pixel electrodes **240** is smaller than a height T2 of the passivation layer **120** disposed under the common electrode **250** or the pixel electrode **240**, and the height difference (T2-T1) is set to about $0.1\text{--}0.7\ \mu\text{m}$ which would not incur damage of an alignment layer during physical rubbing in a horizontally aligned structure.

[0066] The passivation layer **220** may be formed by vapor-depositing an inorganic insulator such as the gate insulating layer **211**, for example by PECVD, or formed by spin or spinless coating of an organic insulator such as BCB and PFCB having a low dielectric constant.

[0067] The pixel electrode **240**, the common electrode **250** and the common line **255** are formed of a transparent conductive material such as ITO, TO, IZO, ITZO and so on.

[0068] Here, the common electrode **250** and the common line **255** may be integrally formed with each other when being formed of the same material. When formed of different materials at different layers, the common electrodes **250** and the common line **255** are electrically connected through a dedicated contact hole. In this case, the common electrode **250**, may be structured in a single layer or plural layers comprising metal such as Mo, Al, Al—Nd, Cu, Cr and Ti or an alloy of the metals.

[0069] As can be appreciated from [Equation 1], by thus forming the grooves by etching the passivation layer **220** between the common electrodes **250** or the pixel electrodes **240** by a predetermined depth, the cell gap of the upper and lower substrates is increased. Therefore, since the distance between the common electrodes **250** or the pixel electrodes **240** forming the fringe field is decreased, the threshold voltage is decreased and low-voltage driving can be achieved.

[0070] FIG. 8A to FIG. 8D are cross-section views illustrating processes of fabricating the TFT substrate shown in FIG. 7. Referring to FIG. 8A, the TFT is formed to comprise the gate electrode **204** on the substrate **100**, the gate insulating layer **211** formed on the substrate **100** including the gate electrode **204**, the semiconductor layer **208** constituted by an

ohmic contact layer **208a** and an active layer **208b** and formed on the gate insulating layer **211** to overlap the gate electrode **204**, the source electrode **210a** formed on the semiconductor layer **208** as diverged from the data line **213** (FIG. 6), and the drain electrode **210b** formed on the semiconductor layer **208** to face the source electrode **210a**.

[0071] For example, a gate metal layer is formed on the substrate **100** through vapor-deposition such as sputtering, and then patterned through photolithography and etching using a mask, thereby forming the gate line **202** (FIG. 6) and the gate electrode **204**.

[0072] The gate metal layer may be structured in a single layer or multiple layers comprising metal such as Mo, Al, Al—Nd, Cu, Cr and Ti or an alloy of the metals.

[0073] Next, the gate insulating layer **211**, an a-Si layer, and another a-Si layer doped with dopants (n+) are sequentially formed on the whole surface of the substrate **100** which includes the gate electrode **204**, through vapor-deposition such as PECVD. Then, a source and drain metal layer is vapor-deposited for example through sputtering, and patterned through photolithography and etching using a mask, accordingly forming the semiconductor layer **208** comprising the ohmic contact layer **208a** and the active layer **208b**, the data line **213** (FIG. 6) and the source and drain electrodes **210a** and **210b**. Here, diffraction exposure or a halftone mask is used for electrical isolation among the source electrode **210a**, the drain electrode **210b** and the ohmic contact layer **208a**.

[0074] An inorganic insulator such as SiOx or SiNx is used for the material of the gate insulating layer **211**. The source and drain electrodes **210a** and **210b** may be structured in a single layer or multiple layers comprising metal such as Mo, Al, Al—Nd, Cu, Cr and Ti or an alloy of the metals.

[0075] Next, the passivation layer **220** is formed on the whole surface of the substrate **100** including the source and drain electrodes **210a** and **210b**, and then patterned by photolithography and etching using a mask as shown in FIG. 8B. As a result, the contact hole **230** that exposes the drain electrode **210b** is formed.

[0076] The passivation layer **220** may be formed by vapor-depositing an inorganic insulator such as the gate insulating layer **211**, for example by PECVD, or formed by spin or spinless coating of an organic insulator such as BCB and PFCB having a low dielectric constant.

[0077] Referring to FIG. 8C, the common electrode **250** and the pixel electrode **240** are formed on the passivation layer **220** having the contact hole **230**. For example, a transparent conductive layer is vapor-deposited on the passivation layer **220**, and then patterned by photolithography and etching using a mask. As a result, there are formed the pixel electrode horizontal part **240a** electrically connected with the drain electrode **210b** through a contact hole **230**, the pixel electrode finger part **240b** connected with the pixel electrode horizontal part **240a**, the common electrode **250** forming the fringe field together with the pixel electrode horizontal part **240a**, and the common line **255** connected with the common electrode **250** to supply the common electrode **250** with a common voltage for driving the liquid crystal. Here, the transparent conductive layer is formed of any of ITO, TO, IZO and ITZO.

[0078] Next, as shown in FIG. 8D, grooves having a predetermined depth are formed on the passivation layer **220** disposed between the common electrodes **250** or the pixel electrodes **240** through dry etching using the common electrode

250 and the pixel electrode **240** as masks. That is, after performing wet etching for forming the pixel electrode **240** or the common electrode **250**, dry etching is continuously performed to pattern the passivation layer **220** precisely corresponding to overlay alignment of patterns of the common electrode **250** and the pixel electrode **240**. The passivation layer **220** is self-aligned through the patterns of the electrodes **240** and **250**.

[0079] The height T1 of the passivation layer **220** disposed between the common electrodes **250** or the pixel electrodes **240** including the grooves is smaller than the height T2 of the passivation layer **220** disposed under the common electrode **250** or the pixel electrode **240**, and the height difference (T2-T1) is set to about 0.1-0.7 μm which would not incur damage of an alignment layer during physical rubbing in a horizontally aligned structure.

[0080] FIG. 9 is a graph illustrating the transmittance according to the voltage in the LCD according to the second embodiment of the invention. In FIG. 9, a structure D is a related art flat structure without the grooves formed on the passivation layer **220** under the common electrode **250** and the pixel electrode **240** in the pixel region. A structure E includes the grooves formed at the passivation layer **220** between the common electrodes **250** or the pixel electrodes **240** in the pixel region.

[0081] At the same voltage, the transmittance is higher in the structure E with the grooves formed at the passivation layer **220** than in the structure D without the grooves. In other words, compared to the related art structure D, the structure E having the grooves is capable of low-voltage driving, accordingly reducing the power consumption.

[0082] FIG. 10 is a graph illustrating the transmittance at sectional surfaces of a pixel electrode and a common electrode forming a horizontal field in the LCD according to the second embodiment. It can be understood from the graph that, compared to the flat structure D without the grooves at the passivation layer **220** disposed under the common electrode **250** and the pixel electrode **240** alternately arranged in the related art pixel region, the structure E with the grooves improves the transmittance.

[0083] The above TFT substrate structure and the fabricating method are applicable to any structure forming the horizontal field.

[0084] As described above, the transmittance can be increased by forming grooves by etching the passivation layer **220** between the electrodes by a predetermined depth without a dedicated increase of voltage or structural change. Accordingly, the same transmittance can be achieved by low-voltage driving. Consequently, the power consumption can be reduced.

[0085] According to an embodiment of the invention, grooves are formed by etching passivation layers among electrodes formed on the passivation layer to a predetermined depth without increasing the voltage or changing the structure, thereby improving the transmittance. Also, since the same transmittance can be obtained with a lower voltage, power consumption can be reduced.

[0086] It will be apparent to those skilled in the art that various modifications and variations can be made in the embodiments of the invention without departing from the spirit or scope of the invention. Thus, it is intended that the invention covers the modifications and variations of the embodiments provided they come within the scope of the appended claims and their equivalents.

What is claimed is:

1. A liquid crystal display device, comprising:
 - a gate line on a substrate;
 - a data line defining a pixel region by crossing the gate line;
 - a thin film transistor formed at a crossing position between the gate line and the data line;
 - a passivation layer protecting the thin film transistor;
 - a pixel electrode connected with the thin film transistor;
 - a common electrode generating an electric field with the pixel electrode; and
 - a plurality of grooves on the passivation layer,wherein at least one of the pixel electrode and the common electrode is arranged at intervals in the pixel region, and the grooves are formed at intervals on the passivation layer disposed between the at least one of the pixel electrode and the common electrode arranged at intervals in the pixel region.
2. The liquid crystal display device according to claim 1, wherein the common electrode and the pixel electrode generate a fringe field.
3. The liquid crystal display device according to claim 1, wherein the common electrode and the pixel electrode generate a horizontal field.
4. The liquid crystal display device according to claim 1, wherein a difference between a height of the passivation layer with the grooves between the common electrodes or the pixel electrodes and a height of the passivation layer without the grooves is in a range of about 0.1 μm to 0.7 μm .
5. A method for fabricating a liquid crystal display device, comprising:

- forming a gate line and a data line defining a pixel region by crossing each other on a substrate;
 - forming a thin film transistor at the crossing position between the gate line and the data line;
 - forming a passivation layer on the substrate including the TFT so as to protect the thin film transistor;
 - forming a pixel electrode in connection with the thin film transistor;
 - forming a common electrode to generate an electric field with the pixel electrode; and
 - forming a plurality of grooves on the passivation layer,
- wherein at least one of the pixel electrode and the common electrode is arranged at intervals in the pixel region, and the plurality of grooves are formed at intervals on the passivation layer disposed between the at least one of the pixel electrode and the common electrode arranged at intervals in the pixel region.
6. The fabricating method according to claim 5, wherein the common electrode and the pixel electrode generate a fringe field.
7. The fabricating method according to claim 5, wherein the common electrode and the pixel electrode generate a horizontal field.
8. The fabricating method according to claim 5, wherein a difference between a height of the passivation layer formed with the grooves between the common electrodes and the pixel electrodes, and a height of the passivation layer without the grooves is in a range of about 0.1 μm to about 0.7 μm .

* * * * *

专利名称(译)	液晶显示装置及其制造方法		
公开(公告)号	US20100007836A1	公开(公告)日	2010-01-14
申请号	US12/318159	申请日	2008-12-22
[标]申请(专利权)人(译)	乐金显示有限公司		
申请(专利权)人(译)	LG DISPLAY CO. , LTD.		
当前申请(专利权)人(译)	LG DISPLAY CO. , LTD.		
[标]发明人	LEE SANG YEUP		
发明人	LEE, SANG YEUP		
IPC分类号	G02F1/1343 G02F1/1333		
CPC分类号	G02F1/134363 G02F1/133371 G02F1/133345 G02F2001/133357 G02F2001/134372		
优先权	1020080067524 2008-07-11 KR		
其他公开文献	US7924386		
外部链接	Espacenet USPTO		

摘要(译)

液晶显示装置包括基板上的栅极线;通过交叉栅极线限定像素区域的数据线;薄膜晶体管, 形成在栅极线和数据线之间的交叉位置;保护薄膜晶体管的钝化层;像素电极与薄膜晶体管连接;与像素电极产生电场的公共电极;所述钝化层上的多个凹槽, 其中所述像素电极和所述公共电极中的至少一个在所述像素区域中间隔排列, 并且所述凹槽在所述钝化层上间隔地形成, 所述钝化层设置在所述至少一个之间。像素电极和公共电极在像素区域中间隔排列。

