



US 20070103610A1

(19) **United States**(12) **Patent Application Publication****Lee et al.**(10) **Pub. No.: US 2007/0103610 A1**(43) **Pub. Date:****May 10, 2007**(54) **ARRAY SUBSTRATE FOR LIQUID CRYSTAL
DISPLAY DEVICE AND METHOD OF
FABRICATING THE SAME****Publication Classification**(51) **Int. Cl.****G02F 1/1343** (2006.01)(52) **U.S. Cl.** **349/38**(75) **Inventors:** **Seok-Woo Lee**, Gyeonggi-do (KE);
Yong-In Park, Gyeonggi-do (KR)**Correspondence Address:****MORGAN LEWIS & BOCKIUS LLP**
1111 PENNSYLVANIA AVENUE NW
WASHINGTON, DC 20004 (US)(73) **Assignee:** **LG.Philips LCD Co., Ltd.**(21) **Appl. No.:** **11/452,996**(22) **Filed:** **Jun. 15, 2006**(30) **Foreign Application Priority Data**

Nov. 9, 2005 (KR) 2005-0106840

(57)

ABSTRACT

An array substrate for a liquid crystal display (LCD) device includes a substrate including a display region and a non-display region, a driving circuit in the non-display region, at least a first thin film transistor (TFT) in the display region, a storage capacitor in the display region including a first storage electrode, a second storage electrode, and a third storage electrode, wherein the first storage electrode includes a first semiconductor layer and a counter electrode, and the third storage electrode includes a first transparent electrode pattern and a first metal pattern, a gate line and a data line crossing each other to define a pixel region in the display region, and a pixel electrode connected to the first TFT in the pixel region.




FIG. 1
Related Art




FIG. 2
Related Art

FIG. 3
Related Art




FIG. 5A
Related Art




FIG. 5B
Related Art

doping with high concentration n-type impurities




FIG. 5C
Related Art




FIG. 5D
Related Art

doping with high concentration n-type impurities




FIG. 5G
Related Art




FIG. 5H
Related Art




FIG. 6B
Related Art




FIG. 6C
Related Art




FIG. 6D
Related Art




FIG. 6E
Related Art




FIG. 6F
Related Art




FIG. 6G
Related Art




FIG. 6H
Related Art




FIG. 6I
Related Art




FIG. 7A
Related Art




FIG. 7B
Related Art

doping with high concentration n-type impurities




FIG. 7C
Related Art




FIG. 7D
Related Art

doping with high concentration n-type impurities




FIG. 7G
Related Art




FIG. 7H
Related Art




FIG. 7I
Related Art




FIG. 9




FIG. 11B




FIG. 11C




FIG. 11D




FIG. 11E




FIG. 11F




FIG. 11G




FIG. 11H

doping with high concentration p-type impurities




FIG. 11I

doping with high concentration n-type impurities




FIG. 11J




FIG. 11K

doping with low concentration n-type impurities




FIG. 11L




FIG. 11M




FIG. 11N




FIG. 110




FIG. 11P




FIG. 12A

(102, 104, 106, 108)




FIG. 12B




FIG. 12C




FIG. 12D




FIG. 12E




FIG. 12F




FIG. 12G




FIG. 12I




FIG. 12J




FIG. 12M

(160, 162, 164)




FIG. 12N




FIG. 120




FIG. 12P




FIG. 13A




FIG. 13B




FIG. 13C




FIG. 13D




FIG. 13E




FIG. 13F




FIG. 13G




FIG. 13H

doping with high concentration p-type impurities




FIG. 13I

doping with high concentration n-type impurities




FIG. 13J




FIG. 13K

doping with low concentration n-type impurities




FIG. 13L




FIG. 13M




FIG. 13N




FIG. 13O





FIG. 13P



**ARRAY SUBSTRATE FOR LIQUID CRYSTAL
DISPLAY DEVICE AND METHOD OF
FABRICATING THE SAME**

[0001] The present application claims the benefit of Korean Patent Application No. 2005-0106840 filed in Korea on Nov. 9, 2005, which is hereby incorporated by reference.

BACKGROUND OF THE INVENTION

[0002] 1. Field of the Invention

[0003] The present invention relates to an array substrate for a liquid crystal display device and a method of fabricating the same, and more particularly, to an array substrate having an integrated driving circuit.

[0004] 2. Discussion of the Related Art

[0005] In general, a liquid crystal display (LCD) device uses optical anisotropy and polarization properties of liquid crystal molecules to display images. The LCD device includes first and second substrates facing each other and a liquid crystal layer interposed therebetween. The first substrate, typically referred to as an array substrate, includes thin film transistors (TFTs) as switching elements. The second substrate, typically referred to as a color filter substrate, includes a color filter. The TFT includes a semiconductor layer of amorphous silicon or polycrystalline silicon. Since a process using the amorphous silicon is performed in a relatively low temperature and requires a relatively inexpensive insulating substrate, the amorphous silicon has been widely used in fabricating the TFTs. However, since the amorphous silicon has randomly arranged silicon atoms, the amorphous silicon has weak bonding strengths between the silicon atoms, dangling bonds, and low field effect mobility. Accordingly, the TFTs made from amorphous silicon are not adequate for a driving circuit.

[0006] By contrast, the polycrystalline silicon has excellent field effect mobility. Hence, the polycrystalline silicon is typically used for fabricating the TFTs of the driving circuit. Further, by forming the driving circuit on the substrate using the polycrystalline silicon without using tape automated bonding (TAB), the LCD device becomes compact, and production cost of the LCD device decreases.

[0007] FIG. 1 is a schematic plane view showing an array substrate of an LCD device according to the related art. As shown in FIG. 1, the first substrate 30 includes a display region D1 and a non-display region D2. A switching TFT (Ts) and a pixel electrode 17 connected to the switching TFT (Ts) are formed in a pixel region P. A gate line 12 along a first direction and a data line 14 are formed to define the pixel region P. The pixel regions P are formed as a matrix in the display region D1.

[0008] A gate driving circuit 16 and a data driving circuit 18 are formed in the non-display region D2 of the first substrate 30. The gate driving circuit 16 and the data driving circuit 18 supply control signals and data signals to the pixel regions P through the gate lines 12 and the data lines 14, respectively. The gate driving circuit 16 and the data driving circuit 18 have TFTs having a complementary metal-oxide semiconductor (CMOS) structure to apply a suitable signal to the respective pixel region P. The TFTs having CMOS structure are typically used for rapidly treating signals in the

driving circuit. The CMOS structure includes a combination of n-type (i.e., negative type) and p-type (i.e., positive type) TFTs.

[0009] FIG. 2 is a schematic plane view showing a display region of an LCD device having an integrated driving (IC) circuit on the first substrate according to the related art. As shown in FIG. 2, the first substrate 30 includes the gate lines GL, the data lines DL, the switching TFTs Ts, the pixel electrodes 82, and storage capacitors Cst. The gate lines GL and the data lines DL cross each other to define the pixel regions P, and the switching TFTs Ts including a gate electrode 52, an active layer 38, and source and drain electrodes 74a and 74b are formed at a crossing portion of the gate and data lines GL and DL. The pixel electrode 82 connected to the drain electrode 74b and the storage capacitor Cst including first, second, and third storage electrodes 40, 54, and 76 are formed in the pixel region P. The storage capacitors Cst are connected to a storage line SL.

[0010] The gate driving circuit 16 and a data driving circuit 18 is formed in a non-display region D2 at a periphery of the display region D1. The gate driving circuit 16 and the data driving circuit 18 supply signals to the gate and data lines GL and DL, respectively. Since the gate driving circuit 16 and the data driving circuit 18 have low leakage currents and easily control the signals supplied to the gate and data lines GL and DL, the gate driving circuit 16 and the data driving circuit 18 include TFTs of n-type or TFTs with the CMOS structure.

[0011] FIG. 3 is a cross-sectional view of a driving circuit, and FIG. 4 is a cross-sectional view taken along the line IV-IV of FIG. 2. The driving circuit DC, which may be one of the gate driving circuit 16 and the data driving circuit 18, is formed in the non-display region D2 and includes TFTs with CMOS structure, i.e., a combination of a first TFT Tp of p-type and second TFT Tn of n-type, as shown in FIG. 3. As shown in FIG. 4, a switching TFT Ts as a switching element, a pixel electrode 82, and a storage capacitor Cst are formed in the display region D1. The TFT Ts is typically an n-type TFT. The storage capacitor Cst includes a first capacitor C1 and a second capacitor C2, which are connected to each other in series. The first capacitor C1 includes a first storage electrode 40 and a second storage electrode 54. The second capacitor C2 includes the second storage electrode 54 and a third storage electrode 76. A process for fabricating the LCD device according to the related art is performed by a nine mask process including several doping process for forming the storage capacitor Cst, the first TFT Tp, and the second TFT Tn.

[0012] FIGS. 5A to 5I are cross-sectional views showing processes of fabricating a driving circuit according to the related art. FIGS. 6A to 6I are cross-sectional views showing processes of fabricating a display region of an array substrate according to the related art. FIGS. 7A to 7I are cross-sectional views showing processes of fabricating a portion taken along the lines VII-VII of FIGS. 6A to 6I.

[0013] A first mask process will now be described with reference to FIG. 5A, FIG. 6A and FIG. 7A. As shown in FIG. 5A, FIG. 6A and FIG. 7A, a buffer layer 32 is formed on the first substrate 30 by depositing a first insulating material. The non-display region D2 having first and second areas A1 and A2 (FIG. 5A) and the display region D1 having third and fourth areas A3 and A4 in the pixel region P (FIG.

7A) are defined on the first substrate 30. Then, a first semiconductor layer 34 of polycrystalline silicon in the first area A1, a second semiconductor layer 36 of polycrystalline silicon in the second area A2, and a third semiconductor layer 38 of polycrystalline silicon in the third area A3 and the first storage electrode 40 of polycrystalline silicon in the fourth area A4 are formed on the buffer layer 32. The layers of polycrystalline silicon are formed by depositing amorphous silicon, crystallizing the amorphous silicon using a laser, and patterning the crystallized amorphous silicon by a first mask process. The first, second, and third semiconductor layers 34, 36, and 38 function as an active layer, and the first storage electrode 40 functions as an electrode of the first capacitor (C1 of FIG. 4). The third semiconductor layer 38 and the first storage electrode 40 may be integrated.

[0014] A second mask process for doping the first storage electrode 40 with impurities is described with reference to FIG. 5B, FIG. 6B, and FIG. 7B. As shown in FIG. 5B, FIG. 6B, and FIG. 7B, a first photoresist (PR) pattern 42 is formed on the first, second, and third semiconductor layers 34, 36, and 38 by coating and patterning a photoresist layer during a second mask process. The first PR pattern 42 covers the first, second, and third areas A1, A2, and A3 while exposing the first storage electrode 40 in the fourth area A4. Then, the first storage electrode 40 is doped with high concentration n-type impurities using the first PR pattern 42 as a doping mask. Since the first storage electrode 40 functions as the electrode of the first capacitor (C1 of FIG. 4), impurities are doped to decrease electrical resistance of the first storage electrode 40. Then, the first PR pattern 42 is removed.

[0015] A third mask process will now be described with reference to FIG. 5C, FIG. 6C, and FIG. 7C. As shown in FIG. 5C, FIG. 6C, and FIG. 7C, a gate insulating layer 46 is formed on the first, second, and third semiconductor layers 34, 36, and 38 and the first storage electrode 40 by depositing a first inorganic insulating material. The inorganic insulating material includes one of silicon nitride and silicon oxide. Then, a first gate electrode 48, a second gate electrode 50, a third gate electrode 52, and a second storage electrode 54 are formed on the gate insulating layer 46 by depositing and patterning a first conductive metal by the third mask process. The first gate electrode 48 corresponds to a center of the first semiconductor layer 34 and has a size smaller than the first semiconductor layer 34. The second gate electrode 50 corresponds to a center of the second semiconductor layer 36 and has a size smaller than the second semiconductor layer 36. The third gate electrode 52 corresponds to a center of the third semiconductor layer 38 and has a size smaller than the third semiconductor layer 38. The second storage electrode 54 corresponds to a center of the first storage electrode 40 and has substantially the same size as the first storage electrode 40. At the same time, the gate line GL extending from the third gate electrode 52 is formed along a side of the pixel region P (FIG. 6C). A storage line SL extending from the second storage electrode 54 is formed across the pixel region P (FIG. 6C).

[0016] A fourth mask process for doping the second and third semiconductor layers 36 and 38 with impurities is described with reference to FIG. 5D, FIG. 6D, and FIG. 7D. As shown in FIG. 5D, FIG. 6D, and FIG. 7D, a second PR pattern 56 is formed in the first area A1 by coating and patterning PR. The second PR pattern 56 covers the first semiconductor layer 34. Then, ends of the second semicon-

ductor layer 36 and ends of the third semiconductor layer 38 are doped with high concentration n-type impurities using the second PR pattern, the second and third gate electrodes 50 and 52, and the second storage electrode 54 as a doping mask such that the ends of the second semiconductor layer 36 and ends of the third semiconductor layer 38 have an ohmic contact characteristic. Then, the second PR pattern 56 is removed.

[0017] A fifth mask process for doping the first semiconductor layer 34 with impurities will now be described with reference to FIG. 5E, FIG. 6E, and FIG. 7E. As shown in FIG. 5E, FIG. 6E, and FIG. 7E, a third PR pattern 58 is formed in the second, third, and fourth areas A2, A3, and A4 by coating and patterning a layer of photoresist. The third PR pattern 58 covers the second and third semiconductor layers 36 and 38 and the first storage electrode 40. Because the first storage electrode 40 is covered with the second storage electrode 54, the third PR pattern 58 in the fourth area A4 is not essential. Then, ends of the first semiconductor layer 34 are doped with high concentration p-type impurities using the third PR pattern 58 and the first gate electrode 48 as a doping mask such that the ends of the first semiconductor layer 34 has an ohmic contact characteristic. The third PR pattern 58 is then removed.

[0018] A sixth mask process will now be described with reference to FIG. 5F, FIG. 6F, and FIG. 7F. As shown in FIG. 5F, FIG. 6F, and FIG. 7F, an interlayer insulating layer 60 having first, second, third, fourth, fifth, and sixth contact holes 62a, 62b, 64a, 64b, 66a, and 66b is formed on the first, second, and third gate electrodes 48, 50, and 52, and the second storage electrode 54 by depositing and patterning a second inorganic insulating material. The inorganic insulating material includes one of silicon nitride and silicon oxide. The first and second contact holes 62a, 62b expose the ends of the first semiconductor layer 34, respectively. The third and fourth contact holes 64a and 64b expose the ends of the second semiconductor layer 36, respectively. The fifth and sixth contact holes 66a and 66b expose the ends of the third semiconductor layer 38, respectively.

[0019] A seventh mask process will now be described with reference to FIG. 5G, FIG. 6G, and FIG. 7G. First, second, and third source electrodes 70a, 72a, and 74a and first, second, and third drain electrodes 70b, 72b and 74b are formed on the interlayer insulating layer 60 by depositing and patterning a second conductive metal. The second conductive metal includes one of chrome, molybdenum, tungsten, copper, and aluminum alloy. The first source electrode 70a and the first drain electrode 70b contact the first semiconductor layer 34 through the first and second contact holes 62a and 62b, respectively. The second source electrode 72a and the second drain electrode 72b contact the second semiconductor layer 36 through the third and fourth contact holes 64a and 64b, respectively. The third source electrode 74a and the third drain electrode 74b contact the third semiconductor layer 38 through the fifth and sixth contact holes 66a and 66b, respectively. At the same time, a third storage electrode 76 extending from the third drain electrode 74b is formed in the fourth area A4. The second capacitor C2 includes of the second storage electrode 54 and the third storage electrode 76. The data line DL extending from the third source electrode 74a is formed along one side of the pixel region P and crosses the gate line GL to define the pixel region P.

[0020] Through the above-mentioned seven mask processes, the CMOS structure having a combination of the p-type TFT and the n-type TFT is formed in the non-display region D2, and the n-type switching TFT is formed in the third area A3 of the display region D1. Also, the first and second capacitors are formed in the fourth area A4 of the display region D1.

[0021] An eighth mask process is described with reference to FIG. 5H, FIG. 6H, and FIG. 7H. As shown in FIG. 5H, FIG. 6H, and FIG. 7H, a passivation layer 78 is formed on the source electrodes 70a, 72a, and 74a and drain electrodes 70b, 72b, and 74b by depositing and patterning a second insulating material. A drain contact hole 80 exposing one of the third drain electrode 74b and the third storage electrode 76 is formed in the passivation layer 78.

[0022] A ninth mask process will now be described with reference to FIG. 5I, FIG. 6I, and FIG. 7I. As shown in FIG. 5I, FIG. 6I and FIG. 7I, a pixel electrode 82 is formed on the passivation layer 78 by depositing and patterning a transparent conductive metal. The transparent conductive metal includes one of indium-tin-oxide (ITO) and indium-zinc-oxide (IZO). The pixel electrode 82 contacts one of the third drain electrode 74b and the third storage electrode 76 through the drain contact hole 82.

[0023] Through the above-mentioned nine mask processes, the array substrate for the LCD device having the integrated driving circuit according to the related art is formed. However, due to the number of processes, processing time is delayed and production costs are increased. Also, since the array substrate is manufactured through so many processes, the defect rate increases.

SUMMARY OF THE INVENTION

[0024] Accordingly, the present invention is directed to array substrate for a liquid crystal display device and a method of fabricating the same that substantially obviate one or more of the problems due to limitations and disadvantages of the related art.

[0025] An object of the present invention is to provide an array substrate having an integrated driving circuit that decreases the number of fabrication processes and decreases production cost.

[0026] Another object of the present invention is to provide a method of fabricating a liquid crystal display device having an integrated driving circuit that decreases the number of mask processes and decreases fabrication cost.

[0027] Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.

[0028] To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, the array substrate for a liquid crystal display (LCD) device includes a substrate including a display region and a non-display region, a driving circuit in the non-display region, at least a first thin

film transistor (TFT) in the display region, a storage capacitor in the display region including a first storage electrode, a second storage electrode, and a third storage electrode, wherein the first storage electrode includes a first semiconductor layer and a counter electrode, and the third storage electrode includes a first transparent electrode pattern and a first metal pattern, a gate line and a data line crossing each other to define a pixel region in the display region, and a pixel electrode connected to the first TFT in the pixel region.

[0029] In another aspect, the method of fabricating an array substrate for a liquid crystal display (LCD) device includes preparing a substrate having a display region and a non-display region, forming a first semiconductor layer and a second semiconductor layer in the non-display region of the substrate, and a third semiconductor layer and a fourth semiconductor layer in the display region of the substrate, the first semiconductor layer including a first region and a second region, the second semiconductor layer including a third region, a fourth region, and a fifth region, and the third semiconductor layer including a sixth region, a seventh region, and an eighth region, forming a counter electrode on the fourth semiconductor layer to define a first storage electrode, forming a first gate electrode over the first region of the first semiconductor layer, a first metal pattern covering the second semiconductor layer, and a second metal pattern covering the third semiconductor layer and the counter electrode, doping the second region of the first semiconductor layer with high concentration p-type impurities, forming a second gate electrode over the third region of the second semiconductor layer, a third gate electrode over the sixth region of the third semiconductor layer, and a second storage electrode over the first storage electrode, wherein the second gate electrode formed from the first metal pattern, and the third gate electrode and the second storage electrode are formed from the second metal pattern, doping the fifth region of the second semiconductor layer and the eighth region of the third semiconductor layer with high concentration n-type impurities, and the fourth region of the second semiconductor layer and the seventh region of the third semiconductor layer with low concentration n-type impurities, forming an interlayer insulating layer to cover the first, second, and third gate electrodes and the second storage electrode, the interlayer insulating layer having first and second contact holes exposing the second region of the first semiconductor layer, third and fourth contact holes exposing the fifth region of the second semiconductor layer, and fifth and sixth contact holes exposing the eighth region of the third semiconductor layer, and forming first, second, and third source electrodes, first, second, and third drain electrodes, a third storage electrode, and a pixel electrode on the interlayer insulating layer, the first source electrode and the first drain electrode contacting the second region of the first semiconductor layer through the first and second contact holes, respectively, the second source electrode and the second drain electrode contacting the fifth region of the second semiconductor layer through the third and fourth contact holes, respectively, the third source electrode and the third drain electrode contacting the eighth region of the third semiconductor layer through the fifth and sixth contact holes.

[0030] It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

[0031] The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention. In the drawings:

[0032] FIG. 1 is a schematic plane view showing an array substrate for an LCD device according to the related art.

[0033] FIG. 2 is a schematic plane view showing a display region of an LCD device having an integrated driving circuit on the first substrate according to the related art.

[0034] FIG. 3 is a cross-sectional view of a driving circuit according to the related art.

[0035] FIG. 4 is a cross-sectional view of a display region taken along the line IV-IV of FIG. 2.

[0036] FIGS. 5A to 5I are cross-sectional views showing processes of fabricating a driving circuit according to the related art.

[0037] FIGS. 6A to 6I are cross-sectional views showing processes of fabricating a display region of an array substrate according to the related art.

[0038] FIGS. 7A to 7I are cross-sectional views showing processes of fabricating a portion taken along the lines VII-VII of FIGS. 5A to 5I.

[0039] FIG. 8 is a schematic plane view showing a display region of an LCD device having an integrated driving circuit on the first substrate according to an exemplary embodiment of the present invention.

[0040] FIG. 9 is a cross-sectional view of a driving circuit according to an exemplary embodiment of the present invention.

[0041] FIG. 10 is a cross-sectional view of display region taken along the line X-X of FIG. 8.

[0042] FIGS. 11A to 11P are cross-sectional views showing fabricating processes of a driving circuit according to an exemplary embodiment of the present invention.

[0043] FIGS. 12A to 12P are cross-sectional views showing fabricating processes of a display region of an array substrate according to an exemplary embodiment of the present invention.

[0044] FIGS. 13A to 13P are cross-sectional views showing fabricating processes of a portion taken along the line XIII-XIII of FIGS. 12A to 12P.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0045] Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings.

[0046] FIG. 8 is a schematic plane view showing a display region of an LCD device having an integrated driving circuit on the first substrate according to an exemplary embodiment of the present invention. As shown in FIG. 8, gate lines GL and data lines DL are formed on a first substrate 100 and cross each other to define pixel regions P. A switching TFT

Ts of polycrystalline silicon is formed at a crossing portion of the gate and data lines GL and DL and includes an active layer 116 of polycrystalline silicon, a gate electrode 148 and a source electrode 174 and a drain electrode 176. A pixel electrode 184 is formed in the pixel region P and contacts the drain electrode 176 of the switching TFT Ts.

[0047] A storage capacitor Cst including a first storage electrode S1, a second storage electrode 150, and a third storage electrode 182 is formed in the pixel region P. The first storage electrode S1 includes a semiconductor layer 118 of polycrystalline silicon and a counter electrode 124 on the semiconductor layer 118. The second storage electrode 150 extends from a storage line SL and is disposed over the first storage electrode S1. The third storage electrode 182 extends from the drain electrode 176 and is disposed over the second storage electrode 150. It is characteristic that same signals are applied to the counter electrode 124 and the semiconductor layer 118. The source electrode 174 includes a transparent electrode layer 174a and a conductive metal layer 174b. The drain electrode 176 includes a transparent electrode layer 176a and a conductive metal layer 176b. Also, the storage electrode 182 includes a transparent electrode layer 178a and a conductive metal layer 178b. It is characteristic that the transparent electrode layer 178a extends from the pixel electrode 184.

[0048] FIG. 9 is a cross-sectional view of a driving circuit according to an exemplary embodiment of the present invention. FIG. 10 is a cross-sectional view of display region taken along line X-X of FIG. 8. As shown in FIG. 9 and FIG. 10, the first substrate 100 has two regions defined as a display region D1 including the pixel region P (FIG. 10) and a non-display region D2 (FIG. 9).

[0049] A driving circuit (DC) having a CMOS structure, for example, is formed in the non-display region D2. As shown in FIG. 9, the CMOS structure includes a first TFT Tp of p-type and a second TFT Tn of n-type. The first TFT Tp includes a buffer layer 102, a first semiconductor layer 112, a gate insulating layer 128, a first gate electrode 136, an interlayer insulating layer 152 including a first interlayer insulating layer 152a and a second interlayer insulating layer 152b, a first source electrode 166 including a first transparent electrode pattern 166a and a first conductive metal pattern 166b, and a first drain electrode 168 including a second transparent electrode pattern 168a and a second conductive metal pattern 168b. The second TFT Tn includes the buffer layer 102, a second semiconductor layer 114, the gate insulating layer 128, a second gate electrode 146, the interlayer insulating layer 152 including the first interlayer insulating layer 152a and the second interlayer insulating layer 152b, a second source electrode 170 including a third transparent electrode pattern 170a and a third conductive metal pattern 170b, and a second drain electrode 172 including a fourth transparent electrode pattern 172a and a fourth conductive metal pattern 172b.

[0050] As shown in FIG. 10, the switching TFT Ts, the storage capacitor Cst, and the pixel electrode 184 are formed in pixel region P. The switching TFT Ts includes the buffer layer 102, a third semiconductor layer 116, the gate insulating layer 128, a third gate electrode 148, the interlayer insulating layer 152 including the first interlayer insulating layer 152a and the second interlayer insulating layer 152b, a third source electrode 174 including a fifth transparent

electrode pattern **174a** and a fifth conductive metal pattern **174b**, and a third drain electrode **176** including a sixth transparent electrode pattern **176a** and a sixth conductive metal pattern **176b**. The TFT Ts is an n-type TFT. However, other types of TFTs may be used without departing from the scope of the invention. The storage capacitor Cst includes a first capacitor C1 and a second capacitor C2 connected to each other in series. The first capacitor C1 includes a first storage electrode S1 and a second storage electrode **150**, and the second capacitor C2 includes a second storage electrode **150** and a third storage electrode **182** including a seventh transparent electrode pattern **178a** and a seventh conductive metal pattern **178b**. The pixel electrode **184** contacts the switching TFT Ts.

[0051] FIGS. 11A to 11P are cross-sectional views showing processes of fabricating a driving circuit according to an exemplary embodiment of the present invention. FIGS. 12A to 12P are cross-sectional views showing processes of fabricating a display region of an array substrate according to an exemplary embodiment of the present invention. FIGS. 13A to 13P are cross-sectional views showing processes of fabricating a portion taken along the line XIII-XIII of FIGS. 12A to 12P.

[0052] A first mask process will now be described with reference to FIGS. 11A to 11E, FIGS. 12A to 12E, and FIGS. 13A to 13E. As shown in FIG. 11A, FIG. 12A, and FIG. 13A, first and second areas A1 and A2 in the non-display region D2 (FIG. 11A) and third and fourth areas A3 and A4 in the display region D1 (FIG. 13A) are defined on the first substrate **100**. The buffer layer **102**, a polycrystalline silicon layer **104**, and a first metal layer **106** are formed on the first substrate **100**. The buffer layer **102** may be formed by depositing an inorganic insulating material, for example. The inorganic insulating material may be one of silicon nitride and silicon oxide. The polycrystalline silicon layer **104** may be formed by depositing an intrinsic amorphous silicon, for example, and crystallizing the intrinsic amorphous silicon into polycrystalline silicon. The first metal layer **106** may be formed by depositing a conductive metal, for example. The conductive metal may be one of tungsten, molybdenum, chrome, and moly-tungsten. Other materials for each of the layers may be used without departing from the scope of the invention.

[0053] Then, a first photoresist (PR) layer **108** is formed by coating a photoresist material on the first metal layer **106**. A first mask M1 having a transparent area TA, a blocking area BA, and a half-transparent area HTA is disposed over an entire surface of the first PR layer **108**. The blocking area BA corresponds to the fourth area A4 and the half-transparent area HTA corresponds to the first, second, and switching areas A1, A2, and A3. The half-transparent area HTA has a transmittance greater than the blocking area BA but less than the transparent area TA.

[0054] As shown in FIG. 11B, FIG. 12B, and FIG. 13B, a first PR pattern **110a** having a first height h1 in the first, second, and third areas A1, A2, and A3 and a second PR pattern **110b** having a second height h2 on the fourth area A4 are formed by exposing and developing the first PR layer **108**. Since the first PR pattern **110a** corresponds to the half-transparent area HTA, and the second PR pattern **110b** corresponds to the blocking area BA, the second height h2 is greater than the first height h1. The first PR pattern **110a**

in the third area A3 and the second PR pattern **110b** may be connected. The first metal layer **106** corresponding to the transparent area TA is exposed. Then, the exposed portions of the polycrystalline silicon layer **104** and the first metal layer **106** are removed such that first, second, third, and fourth metal patterns **106a**, **106b**, **106c**, and **106d** and the first, second, third, and fourth semiconductor layers **112**, **114**, **116**, and **118** are formed corresponding to the first and second PR patterns **110a** and **110b**, as shown in FIG. 11C, FIG. 12C, and FIG. 13C.

[0055] As shown in FIG. 11C, FIG. 12C, and FIG. 13C, the first metal pattern **106a** and the first semiconductor layer **112** are disposed in the first area A1, and the second metal pattern **106b** and the second semiconductor layer **114** are disposed in the second area A2 (FIG. 11C). The third metal pattern **106c** and the third semiconductor layer **116** are disposed in the third area A3, and the fourth metal pattern **106d** and the fourth semiconductor layer **118** are disposed in the fourth area A4. The third semiconductor layer **116** and the fourth semiconductor layer **118** as well as the third metal pattern **106c** and the fourth metal pattern **106d** may be connected, respectively.

[0056] As shown in FIG. 11D, FIG. 12D, and FIG. 13D, a process for ashing the first and second PR patterns **110a**, **110b** is performed to expose the first, second, and third metal patterns **106a**, **106b**, and **106c**. Because the height of the second PR pattern **110b** (h2) is greater than the height of the first PR pattern **110a** (h1), a portion of the second PR pattern **110b** remains after the first PR pattern **110a** is removed from the ashing process to form a third PR pattern **110c**. The third PR pattern **110c** has a smaller height (h3) than the second height h2.

[0057] As shown in FIG. 11E, FIG. 12E, and FIG. 13E, the counter electrode **124** is formed on the fourth semiconductor layer **118** in the fourth area A4 while the first, second, and third semiconductor layers **112**, **114**, and **116** are exposed by an etching process that removes the first, second, and third metal patterns **106a**, **106b** and **106c** and the third PR pattern **110c**. The first, second, third, and fourth semiconductor layers **112**, **114**, **116**, and **118** and the counter electrode **124** are formed by the above-mentioned first mask process. The fourth semiconductor layer **118** and the counter electrode **124** on the fourth semiconductor layer **118** function as the first storage electrode S1. Accordingly, a process of doping the fourth semiconductor layer **118** with impurities is omitted by forming the counter electrode **124** on the fourth semiconductor layer **118**.

[0058] A second mask process is described with reference to FIGS. 11F and 11G, FIGS. 12F and 12G, and FIGS. 13F and 13G. As shown in FIG. 11F, FIG. 12F, and FIG. 13F, the gate insulating layer **128**, a second metal layer **130**, and a second PR layer **132** is sequentially formed on the first, second, third, semiconductor layers **112**, **114**, and **116** and the counter electrode **124**. Then, the second PR layer **132** is exposed and developed to form a fourth PR pattern **134a** in the first area A1, a fifth PR pattern **134b** in the second area A2, and a sixth PR pattern **134c** in the third and fourth areas A3 and A4 using a second mask (not shown), as shown in FIG. 11G, FIG. 12G, and FIG. 13G.

[0059] As shown in FIG. 11G, FIG. 12G, and FIG. 13G, the fourth PR pattern **134a** corresponds to a center of the first semiconductor layer **112** and has a smaller size than the first

semiconductor layer 112. The fifth PR pattern 134b corresponds to a center of the second semiconductor layer 114 and has substantially the same size as the second semiconductor layer 114. The sixth PR pattern 134c corresponds to the third and fourth semiconductor layers 116 and 118 and has substantially the same size as an entire size of the third and fourth semiconductor layers 116 and 118. Then, the first gate electrode 136 over the first semiconductor layer 112, a fourth metal pattern 138 over the second semiconductor layer 114, and a fifth metal pattern 140 are formed by removing the second metal layer 130 (FIG. 11F, FIG. 12F, and FIG. 13F) exposed through portions between the fourth, fifth, and sixth PR patterns 134a, 134b, and 134c. At the same time, the gate line GL connected to one end of the fifth metal pattern 140 and the storage line SL connected to another end of the fifth metal pattern 140 are formed on the gate insulating layer 128 (FIG. 12G). When the first semiconductor layer 112 includes a first active region B1 and a second active region B2 at ends of the first active region B1, the first gate electrode 136 corresponds to the first active region B1. Then, the fourth, fifth, and sixth PR patterns 134a, 134b, and 134c are removed.

[0060] A process of doping the first semiconductor layer with impurities will now be described with reference to FIG. 11H, FIG. 12H, and FIG. 13H. As shown in FIG. 11H, FIG. 12H, and FIG. 13H, the second active region B2 of the first semiconductor layer 112 is doped with high concentration p-type impurities using the first gate electrode 136 and the fourth and fifth metal patterns 138 and 140 as a doping mask. The second active region B2 serves as an ohmic contact.

[0061] A third mask process will now be described with reference to FIGS. 11I to 11K, FIGS. 12I to 12K, and FIGS. 13I to 13K. As shown in FIG. 11I, FIG. 12I and FIG. 13I, a seventh PR pattern 142a on the first gate electrode 136, an eighth PR pattern 142b on the fourth metal pattern 138, a ninth PR pattern 142c and a tenth PR pattern 142d on the fifth metal pattern 140 are formed by coating and patterning a third PR layer (not shown) using a third mask (not shown). The seventh PR pattern 142a substantially covers the first gate electrode 136 and the first semiconductor layer 112. The eighth PR pattern 142b corresponding to the fourth metal pattern 138 exposes ends of the fourth metal pattern 138. The ninth PR pattern 142c corresponding to the third region A3 exposes portions of the fifth metal pattern 140 in the third area A3. The tenth PR pattern 142d spaced apart from the ninth PR pattern 142c substantially covers the fifth metal pattern 140 in the fourth area A4. Then, the second gate electrode 146 is formed in the second area A2 by etching the fourth metal pattern 138 using the eighth PR pattern 142b as a mask. The third gate electrode 148 is formed in the third area A3 by etching the fifth metal pattern 140 in the third area A3 using the ninth PR pattern 142c as a mask. In forming the third gate electrode 148, the second storage electrode 150 is formed in the fourth area A4 using the tenth PR pattern 142d as a mask. The third gate electrode 148 and the second storage electrode 150 protrude from the gate line GL and the storage line SL, respectively (FIG. 12I).

[0062] When the second semiconductor layer 114 includes a third active region B3, a fourth active region B4, and a fifth active region B5, the second gate electrode 146 corresponds to the third and fifth active regions B3 and B5. The fifth active region B5 is disposed at the sides of the third active region B3, and the fourth active region B4 is disposed at the

outer sides of the fifth active region B5. Similarly, when the third semiconductor layer 116 includes a sixth active region B6, a seventh active region B7, and an eighth active region B8, the third gate electrode 148 corresponds to the sixth and eighth active regions B6 and B8. The eighth active region B8 is disposed at the sides of the sixth active region B6, and the seventh active region B7 is disposed at the outer sides of eighth active region B8.

[0063] Next, the fourth active region B4 of the second semiconductor layer 114 and the seventh active region B7 are doped with high concentration n-type impurities using the seventh, eighth, ninth, and tenth PR patterns 142a, 142b, 142c, and 142d as a doping mask. The fourth active region B4 and the seventh active region B7 serves as an ohmic contact. At this time, since ends of the fourth semiconductor layer 118 is not covered with the counter electrode 124, the ends of the fourth semiconductor layer 118 are doped with the high concentration n-type impurities.

[0064] A process for forming a lightly doped drain (LDD) region in the second and third semiconductor layer will now be described with reference to FIGS. 11J and 11K, FIGS. 12J and 12K and FIGS. 13J and 13K. As shown in FIG. 11J, FIG. 12J, and FIG. 13J, a process of ashing the seventh, eighth, ninth, and tenth PR patterns 142a, 142b, 142c, and 142d is performed to expose ends of the second gate electrode 146 and ends of the third gate electrode 148. The ends of the second gate electrode 146 correspond to the fifth active region B5 of the second semiconductor layer 114, and the ends of the third gate electrode 148 correspond to the eighth active region B8. At the same time, ends of the second storage electrode 150 are exposed. Also, the gate line and the storage line SL are partially exposed. Then, the ends of second gate electrode 146, the ends of the third gate electrode 148, and the ends of the second storage electrode 150 are removed, as shown in FIG. 11K, FIG. 12K, and FIG. 13K.

[0065] As shown in FIG. 11K, FIG. 12K, and FIG. 13K, the fifth active region B5 and the eighth active region B8 are doped with low concentration n-type impurities using the seventh, eighth, ninth, and tenth PR patterns 142a, 142b, 142c, and 142d and the counter electrode 124 as a doping mask such that the fifth active region B5 and the eighth active region B8 are defined as the LDD region, respectively. The LDD region minimizes a leakage current from the semiconductor layers. Then, the seventh, eighth, ninth, and tenth PR patterns 142a, 142b, 142c, and 142d are removed. Ohmic contact regions, which are doped with high concentration n-type impurities in the first, second, and third semiconductor layers 112, 114, and 116, the LDD regions, which are doped with low concentration n-type impurities in the second and third semiconductor layers 114 and 116, the first gate electrode 118 over the first semiconductor layer 112, the second gate electrode 146 over the second semiconductor layer 114, the third gate electrode 148 over the third semiconductor layer 116, and the second storage electrode over the counter electrode 124 are formed in the first substrate 100 by the above-mentioned second and third mask processes.

[0066] A fourth mask process will now be described with reference to FIG. 11L, FIG. 12L, and FIG. 13L. As shown in FIG. 11L, FIG. 12L, and FIG. 13L, the interlayer insulating layer 152 including the first and second interlayer

insulating layers **152a** and **152b** is formed on the first, second, and third gate electrodes **136**, **146**, and **148** and the second storage electrode **150** by sequentially depositing and patterning silicon oxide and silicon nitride using a fourth mask (not shown). In other word, the first interlayer insulating layer **152a** is made of silicon oxide, and the second interlayer insulating layer **152b** is made of silicon nitride. The interlayer insulating layer **152** includes seventh, eighth, ninth, tenth, eleventh, and twelfth contact holes **154a**, **154b**, **156a**, **156b**, **158a**, and **158b**. The seventh and eighth contact holes **154a** and **154b** expose the second active region (B2 of FIG. 11G) of the first semiconductor layer **112**, the ninth and tenth contact holes **156a** and **156b** expose the fourth active regions (B4 of FIG. 11K) of second semiconductor layer **114**, and the eleventh and twelfth contact holes **158a** and **158b** expose the seventh active layer (B7 of FIG. 11K) of the third conductor layer **116**. A heating process of the first substrate **100** is performed after forming the first interlayer insulating layer **152a**. The high concentration n-type impurities doped into the ends of the fourth semiconductor layer **118** are diffused into the counter electrode **124** by the above-mentioned heating process. Accordingly, the counter electrode **124** and the fourth semiconductor layer **118** have characteristic of ohmic contact such that same signals can be applied to the counter electrode **124** and the fourth semiconductor layer **118**. Also, a process of hydrogenation heating is performed on the first substrate **100** after forming the second interlayer insulating layer **152b**. Since the fourth semiconductor layer **118** and the third semiconductor layer **116** may be connected, the interlayer insulating layer according to another exemplary embodiment of present invention may include a thirteenth contact hole (not shown) exposing an end of the fourth semiconductor layer **118** or the counter electrode **124** instead of the twelfth contact hole **158b**.

[0067] A fifth mask process will now be described with reference to FIGS. 11M to 11P, FIGS. 12M to 12P, and FIGS. 13M to 13P. As shown in FIG. 11M, FIG. 12M, and FIG. 13M, a transparent electrode layer **160**, a conductive metal layer **162**, and a fourth PR layer **164** are formed on the interlayer insulating layer **152**. The transparent electrode layer **160** is formed by depositing a transparent conductive material, such as ITO and IZO. The conductive metal layer **162** is formed by depositing a conductive material, such as chrome, molybdenum, tungsten, copper, and aluminum alloy. The conductive metal layer **162** may be opaque. The fourth PR layer **164** may be a positive type photoresist. A fifth mask M5 having the transparent area TA, the half-transparent area HTA, and the blocking area BA is disposed over the fourth PR layer **164**. The blocking area BA corresponds to the seventh, eighth, ninth, tenth, eleventh, and twelfth contact holes **154a**, **154b**, **156a**, **156b**, **158a**, and **158b** and the fourth area A4. The blocking area BA has six-sub blocking areas of which five-sub blocking areas correspond to the seventh, eighth, ninth, and tenth contact holes (**154a**, **154b**, **156a**, **156b** of FIG. 11L) and the eleventh contact hole (**158a** of FIG. 13L). The other sub-blocking area corresponds to the twelfth contact hole (**158b** of FIG. 13L) and the fourth area A4. The transparent areas TA are disposed between the six-sub blocking areas. The half-transmissive area HTA corresponds to the pixel electrode (**184** of FIG. 8).

[0068] Then, eleventh, twelfth, thirteenth, fourteenth, and fifteenth PR patterns **180a**, **180b**, **180c**, **180d**, and **180e** are formed on the conductive metal layer **162** by exposing and

developing the fourth PR layer **164** using the fifth mask M5, as shown in FIG. 11N, FIG. 12N, and FIG. 13N. The eleventh PR pattern **180a** corresponds to the seventh and eighth contact holes (**154a** and **154b** of FIG. 11L), and the twelfth PR pattern **180b** corresponds to the ninth and tenth contact holes (**156a** and **156b** of FIG. 11L). The thirteenth PR pattern **180c** corresponds to the eleventh contact hole (**158a** of FIG. 13L), and the fourteenth PR pattern **180d** corresponds to the twelfth contact hole (**158b** of FIG. 13L) and the fourth area A4. The fifteenth PR pattern **180e** extends from the fourteenth PR pattern **180d** and has a smaller height than the eleventh, twelfth, thirtieth, and fourteenth PR patterns **180a**, **180b**, **180c**, and **180d** due to the half-transparent area HTA. The fifteenth PR pattern **180e** corresponds to the pixel electrode (**184** of FIG. 8). Next, the first, second, third, fourth, fifth, sixth, seventh, and eighth transparent electrode patterns **166a**, **168a**, **170a**, **172a**, **174a**, **176a**, **178a**, and **184a** and the first, second, third, fourth, fifth, sixth, seventh, and eighth conductive-metal patterns **166b**, **168b**, **170b**, **172b**, **174b**, **176b**, **178b**, and **184b** are formed on the interlayer insulating layer **152** by removing the conductive metal layer **162** exposed between the eleventh, twelfth, thirteenth, and fourteenth, PR patterns **180a**, **180b**, **180c**, and **180d** and the transparent electrode layer **160** between the eleventh, twelfth, thirteenth, and fourteenth PR patterns **180a**, **180b**, **180c**, and **180d**. At the same time, the data line DL extending from the third source electrode **174** is formed in the display region D1. The data line DL crosses the gate line GL to define the pixel region P. The data line DL includes a transparent electrode pattern (not shown) extending from the fifth transparent electrode pattern **174a** and a conductive metal pattern (not shown) extending from the fifth conductive metal pattern **174b**.

[0069] As shown in FIG. 11O, FIG. 12O, and FIG. 13O, a process of ashing the eleventh PR pattern **180a** to expose ends of the first conductive metal pattern **166b** and ends of second conductive metal pattern **168b**, the twelfth PR pattern **180b** to expose ends of the third conductive metal pattern **170b** and the fourth conductive metal pattern **172b**, the thirteenth PR pattern **180c** to expose ends of the fifth conductive metal pattern **174b**, the fourteenth PR pattern **180d** to expose an end of the sixth conductive metal pattern **176b**, and the fifteenth PR pattern **180e** to expose an end of the seventh conductive metal pattern **178b** and the eighth conductive metal pattern **184b**. Then, the first, second, and third source electrodes **166**, **170**, and **174**, the first, second, and third drain electrodes **168**, **172**, and **176**, the third storage electrode **182**, and the pixel electrode **184** are formed on the interlayer insulating layer **152** by removing the exposed ends of the first conductive metal pattern **166b**, the second conductive metal pattern **168b**, the third conductive metal pattern **170b**, the fourth conductive metal pattern **172b**, the fifth conductive metal pattern **174b**, the sixth conductive metal pattern **176b**, the seventh conductive metal pattern **178b**, and the eighth conductive metal pattern **184b**, as shown in FIG. 11P, FIG. 12P, and FIG. 13P.

[0070] As shown in FIG. 11P, FIG. 12P, and FIG. 13P, the first source electrode **166** in the first area A1 includes the first transparent electrode pattern **166a** and the first conductive metal pattern **166b**, and the first drain electrode **168** in the first area A1 includes the second transparent electrode pattern **168a** and the second conductive metal pattern **168b**. The second source electrode **170** in the second area A2 includes the third transparent electrode pattern **170a** and the

third conductive metal pattern **170b**, and the second drain electrode **172** in the first area **A2** includes the fourth transparent electrode pattern **172a** and the fourth conductive metal pattern **172b**. The third source electrode **174** in the third area **A3** includes the fifth transparent electrode pattern **174a** and the fifth conductive metal pattern **174b**, and the third drain electrode **176** in the third area **A3** includes the sixth transparent electrode pattern **176a** and the sixth conductive metal pattern **176b**. The third storage electrode **182** over the second storage electrode **150** in the fourth area **A4** includes the seventh transparent electrode pattern **178a** and the seventh conductive metal pattern **178b**. The pixel electrode **184** includes the eighth transparent electrode pattern **184a**. The eleventh, twelfth, thirteenth, and fourteenth PR patterns **180a**, **180b**, **180c**, and **180d** are removed. As mentioned above, the first, second, and third source electrodes **166**, **170**, and **174**, the first, second, and third drain electrodes **168**, **172**, and **176**, the third storage electrode **182**, and the pixel electrode **184** are formed on the first substrate **100** only using the fifth mask (**M5** of FIG. **11M**).

[0071] Although not shown, the LCD device according to the exemplary embodiment of the present invention also includes a color filter substrate facing the array substrate. The color filter includes a second substrate, a black matrix, a color filter layer, and a common electrode. The black matrix on the second substrate may correspond to the non-display region of the first substrate, the gate and data lines, and the switching TFTs in the display region of the first substrate. The color filter layer on the black matrix includes three sub-color filters of red, green, and blue colors. The common electrode on the color filter layer corresponds to the pixel electrode such that an electric field between the common electrode and the pixel electrode is generated.

[0072] In the present invention, semiconductor layers of the driving circuit, the switching TFTs, the storage capacitors, and the counter electrodes of the storage capacitors are formed by a same mask process. In addition, the source and drain electrodes, the third storage electrodes and the pixel electrodes are formed by a same mask process. The array substrate according to the exemplary embodiment of the present invention is manufactured by a five mask process. The interlayer insulating layer includes a first layer of silicon oxide and a second layer of silicon nitride, for example. The second layer of silicon nitride and the pixel electrode have an improved interfacial characteristic. Since the array substrate according to the exemplary embodiment of the present invention is manufactured by the five mask process, the process of fabricating the array substrate for the LCD device is simplified.

[0073] It will be apparent to those skilled in the art that various modifications and variations can be made in the array substrate for a liquid crystal display device of the present invention and the method of fabricating the same without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.

What is claimed is:

1. An array substrate for a liquid crystal display (LCD) device, comprising:

- a substrate including a display region and a non-display region;
- a driving circuit in the non-display region;
- at least a first thin film transistor (TFT) in the display region;
- a storage capacitor in the display region including a first storage electrode, a second storage electrode, and a third storage electrode, wherein the first storage electrode includes a first semiconductor layer and a counter electrode, and the third storage electrode includes a first transparent electrode pattern and a first metal pattern;
- a gate line and a data line crossing each other to define a pixel region in the display region; and
- a pixel electrode connected to the first TFT in the pixel region.

2. The array substrate according to claim 1, wherein the first TFT includes a second semiconductor layer having a first region, a second region at sides of the first region, and a third region at outer sides of the second region, a first gate electrode extending from the gate line, a first source electrode extending from the data line, and a first drain electrode, wherein the second region is doped with low concentration n-type impurities, the third region is doped with high concentration n-type impurities, and the first source electrode and the first drain electrode contact the third region, respectively.

3. The array substrate according to claim 2, wherein each of the first source electrode and the first drain electrode includes a transparent electrode and an opaque electrode.

4. The array substrate according to claim 2, wherein the first semiconductor layer and the second semiconductor layer are formed at a same layer level and are connected.

5. The array substrate according to claim 2, wherein the first source electrode, the first drain electrode, and the third storage electrode are formed at a same layer level.

6. The array substrate according to claim 1, wherein the driving circuit includes at least a second TFT of a p-type and a third TFT of an n-type.

7. The array substrate according to claim 6, wherein the second TFT includes a third semiconductor layer having a fourth region and a fifth region at sides of the fourth region, a second gate electrode, a second source electrode, and a second drain electrode, wherein the fifth region is doped with high concentration p-type impurities, and the second source electrode and the second drain electrode contact the fifth region, respectively.

8. The array substrate according to claim 7, wherein both of the second source electrode and the second drain electrode include a transparent electrode and an opaque electrode.

9. The array substrate according to claim 7, wherein the first semiconductor layer and the third semiconductor layer are formed at a same layer level.

10. The array substrate according to claim 7, wherein the third source electrode, the second drain electrode, and the third storage electrode are formed at a same layer level.

11. The array substrate according to claim 6, wherein the third TFT includes a fourth semiconductor layer having a sixth region, a seventh region at sides of the sixth region, and an eighth region at outer sides of the seventh region, a third gate electrode, a third source electrode, and a third drain electrode, wherein the seventh region is doped with low

concentration n-type impurities, the eighth region is doped with high concentration n-type impurities, and the third source electrode and the third drain electrode contact the eighth region, respectively.

12. The array substrate according to claim 11, wherein both of the third source electrode and the third drain electrode include a transparent electrode and an opaque electrode.

13. The array substrate according to claim 11, wherein the first semiconductor layer and the fourth semiconductor layer are formed at a same layer level.

14. The array substrate according to claim 11, wherein the third source electrode, the third drain electrode, and the third storage electrode are formed at a same layer level.

15. A method of fabricating an array substrate for a liquid crystal display (LCD) device, comprising:

preparing a substrate to include a display region and a non-display region;

forming a first semiconductor layer and a second semiconductor layer in the non-display region of the substrate, and a third semiconductor layer and a fourth semiconductor layer in the display region of the substrate, the first semiconductor layer including a first region and a second region, the second semiconductor layer including a third region, a fourth region, and a fifth region, and the third semiconductor layer including a sixth region, a seventh region, and an eighth region;

forming a counter electrode on the fourth semiconductor layer to define a first storage electrode;

forming a first gate electrode over the first region of the first semiconductor layer, a first metal pattern covering the second semiconductor layer, and a second metal pattern covering the third semiconductor layer and the counter electrode;

doping the second region of the first semiconductor layer with high concentration p-type impurities;

forming a second gate electrode over the third region of the second semiconductor layer, a third gate electrode over the sixth region of the third semiconductor layer, and a second storage electrode over the first storage electrode, wherein the second gate electrode formed from the first metal pattern, and the third gate electrode and the second storage electrode are formed from the second metal pattern;

doping the fifth region of the second semiconductor layer and the eighth region of the third semiconductor layer with high concentration n-type impurities, and the fourth region of the second semiconductor layer and the seventh region of the third semiconductor layer with low concentration n-type impurities;

forming an interlayer insulating layer to cover the first, second, and third gate electrodes and the second storage electrode, the interlayer insulating layer having first and second contact holes exposing the second region of the first semiconductor layer, third and fourth contact holes exposing the fifth region of the second semiconductor layer, and fifth and sixth contact holes exposing the eighth region of the third semiconductor layer; and

forming first, second, and third source electrodes, first, second, and third drain electrodes, a third storage electrode, and a pixel electrode on the interlayer insulating layer, the first source electrode and the first drain electrode contacting the second region of the first semiconductor layer through the first and second contact holes, respectively, the second source electrode and the second drain electrode contacting the fifth region of the second semiconductor layer through the third and fourth contact holes, respectively, the third source electrode and the third drain electrode contacting the eighth region of the third semiconductor layer through the fifth and sixth contact holes.

16. The method according to claim 15, wherein each of the first, second, and third source electrodes, the first, second, and third drain electrodes, and the third storage electrode includes a transparent electrode and an opaque electrode, and the pixel electrode is an extension of the transparent electrode of the third drain electrode.

17. The method according to claim 15, wherein the step of forming the interlayer insulating layer includes:

forming a first interlayer insulating layer of silicon oxide; and

forming a second interlayer insulating layer of silicon nitride on the first interlayer insulating layer.

18. The method according to claim 17, further comprising heating the substrate after the first interlayer insulating layer is formed.

19. The method according to claim 15, wherein the steps of forming the first, second, third, and fourth semiconductor layers and the first storage electrode include:

forming a polycrystalline silicon layer, a first conductive metal layer, and a first PR layer;

disposing a first mask having first, second, and third masking areas over the first PR layer, wherein the second masking area has a transmittance greater than the third masking area but less than the first masking area;

forming a first PR pattern and a second PR pattern in the non-display region, and a third PR pattern and a fourth PR pattern in the display region by exposing and developing the first PR layer, such that the first and second PR patterns are spaced apart from each other, and the fourth PR pattern is connected to the third PR pattern and has a height greater than the first, second, and third PR patterns;

forming third, fourth, and fifth metal patterns, the first, second, third, and fourth semiconductor layers, and the counter electrode by removing the first metal layer and the polycrystalline silicon layer exposed by the first, second, and third PR patterns, wherein the third metal pattern and the first semiconductor layer correspond to the first PR pattern, the fourth metal pattern and the second semiconductor layer correspond to the second PR pattern, the fifth metal pattern and the third semiconductor layer correspond to the third PR pattern, and the counter electrode and the fourth semiconductor layer correspond to the fourth PR pattern;

exposing the third, fourth, and fifth metal pattern by ashing the first, second, and third PR patterns; and

removing the third, fourth, and fifth metal patterns and the fourth PR pattern.

20. The method according to claim 19, further comprising forming a buffer layer between the substrate and the polycrystalline silicon layer.

21. The method according to claim 15, wherein the forming the first gate electrode, the first metal pattern, and the second metal pattern includes:

forming a gate insulating layer, a second conductive metal layer, and a second PR layer on the first, second, and third semiconductor layers and the counter electrode;

forming fifth, sixth, and seventh PR patterns by exposing and developing the second PR layer using a second mask having a fourth and fifth masking areas, the fifth PR pattern corresponding to the first semiconductor layer and having a smaller size than the first semiconductor layer, the sixth PR pattern corresponding to the second semiconductor layer, the seventh PR pattern corresponding to the third and fourth semiconductor layers, and the fourth masking area having a greater transmittance than the fifth masking area; and

forming the first gate electrode, the first metal pattern, and the second metal pattern by removing the second conductive metal layer exposed by the fifth, sixth, and seventh PR patterns.

22. The method according to claim 15, wherein the steps of forming the second gate electrode, the third gate electrode, and doping the fourth, fifth, seventh, and eighth regions include:

forming a third PR layer on the first gate electrode and the first and second metal patterns;

forming eighth, ninth, tenth, and eleventh PR patterns by exposing and developing the third PR pattern using a third mask, the eighth PR pattern covering the first semiconductor layer, the ninth PR pattern corresponding to the third and fourth regions of the second semiconductor layer, the tenth PR pattern corresponding to the sixth and seventh regions of the third semiconductor layer, and the eleventh PR pattern covering the fourth semiconductor layer;

removing the first and second metal patterns exposed by the eighth, ninth, tenth, and eleventh PR patterns;

doping the fifth region of the second semiconductor layer and the eighth region of the third semiconductor layer with high concentration n-type impurities;

exposing the first metal pattern corresponding to the fourth region of the second semiconductor layer, the second metal pattern corresponding to the seventh region of the third semiconductor layer, and ends of the second metal pattern corresponding to the counter electrode by ashing the eighth, ninth, tenth, and eleventh PR patterns;

forming the second gate electrode corresponding to the third region of the second semiconductor layer, the

third gate electrode corresponding to the sixth region of the third semiconductor layer, and the second storage electrode corresponding to the counter electrode by removing the first and second metal patterns exposed by ashing the eighth, ninth, tenth, and eleventh PR patterns;

doping the fourth region of the second semiconductor layer and the seventh region of the third semiconductor layer with low concentration n-type impurities; and

removing the eighth, ninth, tenth, and eleventh PR patterns.

23. The method according to claim 15, wherein the steps of forming the first, second, and third source electrodes, the first, second, and third drain electrodes, the third storage electrode, and the pixel electrode include:

forming a transparent electrode layer, a third conductive metal layer, and a fourth PR layer on the interlayer insulating layer;

disposing a fourth mask having sixth, seventh, and eighth masking areas over the fourth PR layer, the seventh masking area having a transmittance greater than the eighth masking area but less than the sixth masking area;

forming a twelfth PR pattern on the first and second contact holes, a thirteenth PR pattern on the third and fourth contact holes, a fourteenth PR pattern on the fifth and sixth contact holes, a fifteenth PR pattern over the second storage electrode, and a sixteenth PR pattern in the pixel region by exposing and developing the fourth PR layer using the fourth mask, the sixteenth PR pattern having a smaller height than the twelfth, thirteenth, fourteenth, and fifteenth PR patterns and being connected to the fifteenth PR pattern;

forming the first, second, and third source electrodes and the first, second, and third drain electrode by removing the transparent electrode layer and the third conductive metal layer exposed by the twelfth, thirteenth, fourteenth, and fifteenth PR patterns;

ashing the twelfth, thirteenth, fourteenth, fifteenth, and sixteenth PR pattern such that the third conductive metal layer on the pixel electrode is exposed; and

forming the third storage electrode over the second storage electrode and the pixel electrode in the pixel region by removing the third conductive metal layer in the pixel region.

24. The method according to claim 15, wherein the third storage electrode extends from the third drain electrode and is disposed over the second storage electrode, and the pixel electrode extends from the storage electrode into the pixel region.

* * * * *

专利名称(译)	用于液晶显示装置的阵列基板及其制造方法		
公开(公告)号	US20070103610A1	公开(公告)日	2007-05-10
申请号	US11/452996	申请日	2006-06-15
[标]申请(专利权)人(译)	乐金显示有限公司		
申请(专利权)人(译)	LG.PHILIPS LCD CO. , LTD.		
当前申请(专利权)人(译)	LG DISPLAY CO. , LTD.		
[标]发明人	LEE SEOK WOO PARK YONG IN		
发明人	LEE, SEOK-WOO PARK, YONG-IN		
IPC分类号	G02F1/1343		
CPC分类号	G02F1/13454 G02F1/136213 G02F2001/136231		
优先权	1020050106840 2005-11-09 KR		
其他公开文献	US7532263		
外部链接	Espacenet USPTO		

摘要(译)

一种用于液晶显示 (LCD) 装置的阵列基板, 包括: 显示区域和非显示区域的基板; 非显示区域中的驱动电路; 显示区域中的至少第一薄膜晶体管 (TFT) 显示区域中的存储电容器, 包括第一存储电极, 第二存储电极和第三存储电极, 其中第一存储电极包括第一半导体层和对电极, 第三存储电极包括第一透明电极图案和第一金属图案, 栅极线和数据线彼此交叉以限定显示区域中的像素区域, 以及像素电极连接到像素区域中的第一TFT。

