

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
11 July 2002 (11.07.2002)

(10) International Publication Number
WO 02/054374 A1

(51) International Patent Classification⁷: **G09G 3/36**

(74) Agent: RAAP, Adriaan, Y.; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(21) International Application Number: PCT/IB01/02584

(22) International Filing Date: 17 December 2001 (17.12.2001)

(81) Designated State (*national*): KR.

(25) **Filing Language:** English

(84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

(26) Publication Language: English

Published:

(30) Priority Data:
2000/402656 28 December 2000 (28.12.2000) JP


- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments
- entirely in electronic form (except for this front page) and available upon request from the International Bureau

(71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors: HANZAWA, Kenji; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). HAGINO, Shuji; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: A LIQUID CRYSTAL DISPLAY DEVICE WITH AFTERIMAGE REDUCTION WHEN POWER IS TURNED OFF



(S7) Abstract: After image is reduced by shortening the erasing time after turnoff of the power supply by providing charge flow paths.

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
11 July 2002 (11.07.2002)

(10) International Publication Number
WO 02/054374 A1

(51) International Patent Classification⁷: **G09G 3/36**

(74) Agent: RAAP, Adriaan, Y.; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(21) International Application Number: PCT/IB01/02584

(22) International Filing Date: 17 December 2001 (17.12.2001)

(81) Designated State (national): KR.

(25) **Filing Language:** English

(84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

(26) Publication Language: English

Published:

(30) Priority Data:
2000/402656 28 December 2000 (28.12.2000) JP


- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments
- entirely in electronic form (except for this front page) and available upon request from the International Bureau

(71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors: HANZAWA, Kenji; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). HAGINO, Shuji; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: A LIQUID CRYSTAL DISPLAY DEVICE WITH AFTERIMAGE REDUCTION WHEN POWER IS TURNED OFF



(57) Abstract: After image is reduced by shortening the erasing time after turnoff of the power supply by providing charge flow paths.

A LIQUID CRYSTAL DISPLAY DEVICE WITH AFTERIMAGE REDUCTION
WHEN POWER IS TURNED OFF

TECHNICAL FIELD

The invention relates to a liquid crystal display device provided with a first electrode and a second electrode for applying the voltage to a liquid crystal layer.

5 BACKGROUND OF THE INVENTION

In case of erasing images displayed on a liquid crystal display by means of turning off the power supplied to the concerned display, there are some liquid crystal displays in which the time between the moment at which the power supplied to the said liquid crystal display has been turned off and the full erasure of the image from said liquid crystal display
10 (said time will be referred to as "erasing time" hereinafter) is needed 4 to 5 seconds or even about 30 seconds. The reason of the longer erasing time may exist mainly in that the voltage having a certain magnitude may be still applied to a liquid crystal layer for a while even after the turnoff of the power supply. The longer erasing time results in that the afterimage remains on the display for the longer time. Since such afterimage is obtrusive to the user, it is required
15 to shorten the erasing time in such a way that the afterimage erases as quickly as possible.

One of the known techniques for shortening the erasing time in case of, for example, TFT type liquid crystal display devices, is a method for providing a gate driver with a function of switching all TFTs to the ON state immediately after the power for the liquid crystal display device has been turned off (such function will be referred to as "ALL-ON"
20 function hereinafter). If a gate driver provided with such function is used, the OFF image data could be written to pixel electrodes immediately after the power for the liquid crystal display device has been turned off, so that the potential of the pixel electrodes may be immediately changed to a zero potential. Accordingly, the erasing time can be shortened because the potential difference between the pixel electrodes and the common electrode
25 becomes substantially zero in a short time.

In the case of performing the ALL-ON function of the gate driver, a power detection circuit or a signal detection circuit which are dedicated for performing the ALL-ON function is additionally required. The power detection circuit detects the externally supplied voltage and controls the ALL-ON function in accordance with the detected voltage. The

signal detection circuit detects not only the externally supplied voltage but also a signal (for example, horizontal synchronization signal) or detects only said signal and controls the ALL-ON function in accordance with the detected voltage and signal or only said signal.

5 In the case of using such voltage detection circuit, there is a problem of increasing the cost because an expensive voltage detection IC is required. On the other hand, in the case of using the signal detection circuit, there is also a problem that the specification of the signal detection circuit must be changed depending on the characteristic (e.g., amplitude and/or frequency) of the signal to be detected.

10 From a viewpoint of the aforementioned situation, it is an object of the invention to provide a liquid crystal display device that is less expensive but capable of shortening the erasing time without detecting, for example, the horizontal synchronization signal.

SUMMARY OF THE INVENTION

15 A first liquid crystal display device in accordance with the invention in order to achieve the above-described objective comprises a first electrode and a second electrode for applying a voltage to a liquid crystal layer, a first bus and a second bus that are electrically connected to said first electrode via first switching means, potential generation means for generating a first potential that is supplied toward said first switching means via a path containing said first bus, a charge flowing portion into which electric charges existing in said path, said first electrode or said potential generation means may flow and a second
20 switching means for switching a state of the flow of electric charges into said charge flowing portion to either a first state in which said electric charges flow into said charge flowing portion or a second state in which said electric charges do not flow into said charge flowing portion so much as in said first state.
25

The first liquid crystal display device in accordance with the invention is provided with the charge flowing portion into which electric charges existing in said path, said first electrode or said potential generation means may flow. Furthermore, the state of the flow of electric charges into this charge flowing portion is switched by the second switching means. Accordingly, when this charge flowing portion is shifted from the second state to the
30 first state, the electric charge existing in said path, said first electrode or said potential generation means could efficiently flow into this charge flowing portion, and as a result, the potentials of said path, said first electrode or said potential generation means could be quickly changed by a potential corresponding to the amount of electric charges that have

flowed into this charge flowing portion. Thus, the erasing time could be shortened, as will be later described, by means of changing the potentials of said path, said first electrode or said potential generation means. Besides, with the aforementioned charge flowing portion, it is possible to shorten the erasing time at a low cost without detecting, for example, the horizontal synchronization signal as will be described later.

5 In accordance with a first aspect of the invention, it is preferable that said charge flowing portion is set to said first state when said second switching means is in an ON state whereas said charge flowing portion is set to said second state when said second switching means is in an OFF state.. Thus, the charge flowing portion could be set to either first state or second state by means of switching said second switching means to either ON or OFF state.

In accordance with a second aspect of the invention, the aforementioned first liquid crystal display device preferably further comprises control means for controlling said second switching means so that said second switch means is switched to either an ON state or an OFF state. With such control portion, the switching between the ON state and the OFF state of said second switching means could be easily performed.

15 In accordance with a third aspect of the invention, said potential generation means for the aforementioned first liquid crystal display device generates a plurality of potentials, and that said control portion detects said plurality of potentials generated by said potential generation means and controls said second switching means so that said second switch means is switched to either an ON state or an OFF state on the basis of said detected potentials. In accordance with such structure of the control portion, the control portion does not need to detect a signal (for example, horizontal synchronization signal), and as a result, the control portion could be designed without reference to the signal characteristic.

20 In accordance with a fourth aspect of the invention, the aforementioned first liquid crystal display device preferably further comprises a first driver for transmitting signals to said first bus and a second driver for transmitting signals to said second bus, and that said potential generation means generates a second potential to be supplied toward said first driver and a third potential to be supplied toward said second driver in addition to said first potential, and that said control portion detects said first, second and third potentials and controls said second switching means so that said second switching means is switched to either an ON state or an OFF state on the basis of said detected potentials. By means of detecting these first, second and third potentials generated by said potential generation means, the control portion could be designed without reference to the signal characteristic.

In accordance with a fifth aspect of the invention, said control portion for the aforementioned first liquid crystal display device preferably comprises a third switching means for switching an ON state and an OFF state of said second switching means. Through easy switching of said third switching means, the switching between the ON state and the
5 OFF state of said second switching means could be easily controlled.

Furthermore, in the aforementioned first liquid crystal display device, said first electrode may be a pixel electrode and said second electrode may be a common electrode, said first bus may be a gate bus and said second bus may be a source bus, and said first driver may be a gate driver and said second driver may be a source driver.

10 Moreover, the invention provides a second liquid crystal display device comprising a first electrode and a second electrode for applying a voltage to a liquid crystal layer, a first bus and a second bus which are electrically connected to said first electrode via first switching means, and potential generation means for generating a first potential which is supplied toward said first bus, characterized in that said potential generation means generates
15 a second potential to be supplied toward said first bus when the supply of the power for said potential generation means has been stopped, said second potential being larger than said first potential.

In particular, the potential generation means provided in the aforementioned second liquid crystal display device generates the second potential larger than said first
20 portion when the supply of the power for said potential generation means has been stopped. That second potential is supplied toward said first bus. By means of the supply of the second potential larger than the first potential toward the first bus when the supply of the power for said potential generation means has been stopped, the erasing time could be shortened as will be later described. Besides, in accordance with the aforementioned potential generation
25 means provided in the second liquid crystal display device, it is possible to shorten the erasing time at a low cost without detecting, for example, the horizontal synchronization signal as will be described later.

In accordance with a further aspect of the invention, said potential generation means in the aforementioned second liquid crystal display device preferably comprises a
30 differential amplifier that outputs said second potential. With such differential amplifier, the second potential could be generated through a simple circuit structure.

Furthermore, in the aforementioned second liquid crystal display device, said first electrode may be a pixel electrode and said second electrode may be a common electrode, and said first bus may be a gate bus and said second bus may be a source bus.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a schematic diagram illustrating an exemplary TFT liquid crystal display as a first embodiment of the liquid crystal display device in accordance with the invention;

Figure 2 is a schematic diagram illustrating the pixel structure of the liquid crystal panel 2;

Figure 3 is a schematic diagram illustrating the structure of the erasing circuit 6 and the connection relation of the erasing circuit 6 with its related circuits;

Figure 4 is a graphical chart illustrating the variation of potentials;

Figure 5 is a schematic diagram illustrating an exemplary TFT liquid crystal display as a second embodiment of the liquid crystal display device in accordance with the invention; and

Figure 6 is a schematic diagram illustrating the potential generating portion

51.

DETAILED DESCRIPTION OF THE INVENTION

Following will describe some embodiments of the invention. Figure 1 is a schematic diagram illustrating an exemplary TFT liquid crystal display as a first embodiment of the liquid crystal display device in accordance with the invention. This TFT liquid crystal display (simply referred to as "display" hereinafter) 1 comprises a liquid crystal panel. The liquid crystal panel 2 displays color images and constructs pixels representing each color of R (red), G (green) and B (blue).

Figure 2 is a schematic diagram illustrating the pixel structure of the liquid crystal panel 2. The liquid crystal panel 2 comprises gate buses 23 and source buses 24 both of which extend vertically each other. In this embodiment, there are provided 800 gate buses 23 and 3072 source buses 24, but the number of these gate and source buses may be variable depending on the application of the display 1. In Figure 2, three gate buses 23 and one source bus 24 are only illustrated. The liquid crystal panel 2 also comprises a pixel electrode 21 and a TFT 22 in each pixel. In Figure 2, two pixel electrodes 21 and two TFTs 22 are only illustrated as exemplary. A drain electrode 22c of the TFT 22 is connected to the corresponding pixel electrode 21, a gate electrode 22a of the TFT 22 being connected to the corresponding gate bus 23 and a source electrode 22b of the TFT 22 is connected to the source bus 24. The liquid crystal panel 2 further comprises a common electrode 25. The

common electrode 25 is in fact extending two-dimensionally so as to face with each pixel electrode 21 via a liquid crystal layer (not shown herein), but the common electrode 25 is represented by a single straight line in Figure 2 for the simple illustration purpose.

Referring back to Figure 1, around the liquid crystal panel 2, there are disposed a gate driver 3 and a source driver 4, both of which are connected to a potential generating circuit 5. The display 1 also comprises an erasing circuit 6 for erasing instantaneously the image being displayed on the liquid crystal panel 2 immediately after the supply of DC power supply for the potential generating circuit 5 has been stopped.

Figure 3 is a schematic diagram illustrating the structure of the erasing circuit 6 and the connection relation of the erasing circuit 6 with its related circuits. The potential generating circuit 5 generates predetermined potentials V_s , V_g , V_o and V_c . The potentials V_s , V_g and V_c are positive ones but the potential V_o is a negative one. The potential V_s is supplied toward the source driver 4. The potentials V_g and V_o are toward the gate driver 3. The potential V_c is supplied toward the common electrode 25 (see Figure 2).

As shown in Figure 3, the erasing circuit 6 comprises a charge flowing portion 67 having a resistor 65. The charge flowing portion 67 is connected to a switching element 62. The switching element 62 comprises a transistor 62a and resistors 62b and 62c. A collector of the transistor 62a is grounded via a protection resistor 65 and an emitter of the transistor 62a is connected to the gate driver 3 via a supplying line L3 of the potential V_o . The erasing circuit 6 furthermore comprises a control portion 66 for controlling the ON/OFF of the switching element 62. The control portion 66 is provided with a switching element 61 which is the same structure as the switching element 62. The switching element 61 comprises a transistor 61a and resistors 61b and 61c. A collector of the transistor 61a is connected to the switching element 62 via a point P3 and to a supplying line L2 of the potential V_g via a resistor 64. An emitter of the transistor 61a is connected to the emitter of the transistor 62a and to the supplying line L3 at a point P2. A base of the transistor 61 is connected to a supplying line L1 of the potential V_s via the resistors 61b and 63. The switching element 61 becomes an ON state when the potential difference $V_{P1} - V_{P2}$ between the potential V_{P1} at the point P1 and the potential V_{P2} at the point P2 satisfies the following equation (1):

$$V_{P1} - V_{P2} \geq V_{ON} \quad \dots \quad (1)$$

The switching element 61 becomes an OFF state when the potential difference $V_{P1} - V_{P2}$ satisfies the following equation (2)

$$V_{P1} - V_{P2} \leq V_{OFF} \quad \dots \quad (2).$$

In case of $V_{ON} > V_{P1} - V_{P2} > V_{OFF}$, it is unstable whether the switching element 61 becomes the ON state or the OFF state. The switching element 61 may become the ON state or the OFF state depending on the characteristic of the product using as said switching element 61.

The switching element 62, which has the same characteristic as the switching element 61, also becomes an ON state when the potential difference $V_{P3} - V_{P2}$ between the potential V_{P3} at the point P3 and the potential V_{P2} at the point P2 satisfies the following equation (3):

$$V_{P3} - V_{P2} \geq V_{ON} \quad \dots \quad (3)$$

The switching element 62 becomes an OFF state when the potential difference $V_{P3} - V_{P2}$ satisfies the following equation (4):

$$V_{P3} - V_{P2} \leq V_{OFF} \quad \dots \quad (4)$$

In case of $V_{ON} > V_{P3} - V_{P2} > V_{OFF}$, it is unstable whether the switching element 62 becomes the ON state or the OFF state. The switching element 62 may become the ON state or the OFF state depending on the characteristic of the product using as said switching element 62.

Now, the operation of the display 1 shown in Figure 1 will be described with reference to Figure 1 through Figure 3. Initially, when the power of the main body of the display 1 is turned on, the DC power is supplied to the potential generating circuit 5, so that the circuit 5 starts generating the potentials V_s , V_g , V_o and V_c . The potential V_s is to drive the source driver 4, the potentials V_g and V_o are to be supplied toward the gate buss 23 (see Figure 1) via the gate driver 3, and the potential V_c is to be supplied toward the common electrode 25.

Immediately after the potential generating circuit 5 starts generating the potentials, the potential V_{P2} at the point P2 has not reached yet the potential V_o but is nearly equal to zero potential and the potential V_{P4} at the point P4 also has not reached yet the potential V_s but is nearly equal to zero potential. As a result, the potential difference $V_{P1} - V_{P2}$ between the points P1 and P2 is almost zero, and accordingly the switching element 61 satisfies the equation (2), namely, the element 61 is in the OFF state. However, as the time elapses after the start of the generation of the potentials by the potential generating circuit 5, the potential at the point P2 approaches the potential V_o (which is a negative value) whereas the potential at the point P4 approaches the potential V_s (which is a

positive value) , so that the potential difference $V_{P1} - V_{P2}$ between the points P1 and P2 will gradually increase. Here, the potential difference $V_{P1} - V_{P2}$ between the points P1 and P2 can be represented by the following equation (5) using the potential V_{P4} at the point P4:

$$V_{P1} - V_{P2} = (V_{P4} - V_{P2}) \times (r1+r2) / (Ra+r1+r2) \quad \dots \quad (5)$$

- 5 where r1 and r2 are the resistance values for the resistors 61b and 61c, respectively. Further, Ra is a resistance value for the resistor 63.

In this embodiment, the values of the potentials Vo and Vs and the values Ra, r1 and r2 of the resistors 63, 61b and 61c are selected so as to satisfy the equation (1) when the potential generating circuit 5 has generated the potentials Vo and Vs. Thus, the potential
 10 difference $V_{P1} - V_{P2}$ satisfies the equation (2) when the supply of the DC power for the potential generating circuit 5 is being stopped, but the potential difference $V_{P1} - V_{P2}$ become large gradually by starting the supply of the DC power for the potential generating circuit 5, so that the potential difference $V_{P1} - V_{P2}$ satisfies equation (1) eventually. At the time when the potential difference $V_{P1} - V_{P2}$ satisfies equation (1), the switching element 61 exists in the
 15 ON state with reliability. When the switching element 61 becomes the ON state, the collector current I_{C1} flows through the switching element 61 that is in the ON state, and the potential V3 at the point P3 becomes almost equal to the potential V2 at the point P2. Accordingly, the potential difference $V_{P3} - V_{P2}$ between the points P3 and P2 is nearly equal to zero. So, the switching element 61 now satisfies the equation (4), namely, the switching element 61 is in
 20 the OFF state. Thus, the supplying lines L2 and L3 for supplying the potentials Vg and Vo are placed in such state that the lines L2 and L3 are being electrically disconnected from the charge flowing portion 67 having the resistor 65.

When the potentials Vg and Vo are supplied to the gate driver 3 that has been electrically disconnected from the charge flowing portion 67, the gate driver 3 supplies the
 25 potentials Vg or Vo for each of 800 gate buses 23. Specifically, the gate driver 3 sequentially selects each one of these 800 gate buses to supply the potential Vg only for the selected one gate bus 23 and supply the potential Vo for the remaining 799 gate buses. As a result, only the TFT 22 (see Figure 3) connected to that gate bus 23 receiving the potential Vg could be turned to the ON state. At this time, the image signal is transmitted to all source buses from
 30 the source driver 4. Thus, in accordance of the sequence of the selection by the gate bus 23, the image will be sequentially written to each pixel, so that one desired image could be displayed on the liquid crystal panel 2. Then, the same steps for the selection of the gate buses will be repeated and the images will be displayed consecutively.

Now, the operation when the power supply in the main body of the display 1 has been turned off will be below explained with reference to Figure 4 as well as Figure 1 through Figure 3.

Figure 4 is a graphical chart illustrating the variation of the potential when the power supply in the main body of the display 1 has been turned off. When the power supply in the main body of the display 1 has been turned off at a time $t=0$, the image signal that has been supplied to the source bus 24 from the source driver 4 is turned off and the supply of DC power for the potential generating circuit 5 is stopped, so that the circuit 5 stops generating the generation of the potentials V_s , V_g , V_o and V_c . When the potential generating circuit 5 stops generating the potentials V_s , V_g , V_o and V_c , each of the potentials V_s , V_g , V_o and V_c may gradually approach to the zero potential and eventually become zero. In this embodiment, when the potential generating circuit 5 stops generating the potentials V_s , V_g , V_o and V_c , the potential of the common electrode 25 become zero firstly. In Figure 4, the curve V_u schematically represents how the potential of the common electrode 25 becomes zero.

Besides, one gate bus to which the potential V_g is supplied (referred to as simply "one gate bus" hereinafter) is connected to the supplying line L2 whereas 799 gate buses to which the potential V_o is supplied (referred to as simply "799 gate buses" hereinafter) are connected to the supplying line L3. As far as the one gate bus 23 concerns, this "one gate bus" 23 holds a value almost equal to the V_g (>0) immediately after the potential generating circuit 5 has stopped generating the potentials. Therefore, the TFT 22 that is connected to this "one gate bus" 23 still remains in the ON state immediately after the potential generating circuit 5 has stopped generating the potentials. As a result, a signal indicating that the image signal is OFF, from the source driver 4 via the source bus 24, will be written to the pixel electrode 21 which is connected to the TFT 22 being in such ON state (such pixel electrode will be referred to as "active electrode pixel" hereinafter), so that the potential of this active pixel electrode 21 may instantaneously become zero. Because the potential of this one gate bus 23 and the potential of this active pixel electrode have little effect on erasing time of the display 1 shown in Figure 1, the following will not further refer to the potential of this one gate bus 23 and the potential of this active pixel electrode but describe in detail about the potentials of the 799 gate buses 23 and the potentials of the pixel electrodes which are electrically connected to those 799 gate buses 23. In the following explanation, the "799 gate buses" will be generally referred to as "gate bus" unless the one gate bus and the 799 gate buses especially need to be distinguished.

When the potential generating circuit 5 stops generating the potentials, the potentials V_{P4} , V_{P5} and V_{P2} approach to zero, so that the potential difference $V_{P4} - V_{P2}$ will approach to zero. Accordingly, the potential difference $V_{P1} - V_{P2}$, which was satisfying the equation (1) when the DC power was supplied, gradually decreases and eventually satisfies the equation (2). Once the equation (2) has been satisfied, the switching element 61 becomes the OFF state with reliability. By the way, Comparing the supplying line L2 for supplying the potential V_g and the supplying line L1 for supplying the potential V_s , the supplying line L2 is connected to the gate bus 23 via the gate driver 3 whereas the supplying line L1 is connected to the source bus 24 via the source driver 4. The capacity to be formed between the gate bus 23 and such other electrodes as the pixel electrodes 21 and the common electrode 25 (such capacity is referred as "gate bus capacity", hereinafter) is several times (2 to 3 times) as large as the capacity to be formed between the source bus 24 and the other electrodes (such capacity is referred as "source bus capacity", hereinafter). Because of such difference between the gate bus capacity and the source bus capacity, the potential V_{P5} at the point P5 on the supplying line L2 that is connected to the gate bus 23 may reach the zero potential with a certain time delay relative to the potential V_{P4} at the point P4 on the supplying line L1 that is connected to the source bus 24. Accordingly, immediately after the switching element 61 has been turned to OFF, the potential V_{P5} at the point P5 still holds a sufficiently larger potential than the zero potential. Here, the potential difference $V_{P3} - V_{P2}$ between the potential V_{P3} at the point P3 and the potential V_{P2} at the point P2 can be represented using the potential V_{P5} at the point P5 as follows:

$$V_{P3} - V_{P2} = (V_{P5} - V_{P2}) \times (r3+r4) / (Rb+r3+r4) \quad \dots \quad (6)$$

where $r3$ and $r4$ represent resistance values for the resistors 62b and 62c, respectively. Rb represents a resistance value for the resistor 64.

In this embodiment, the values of the potentials V_o and V_g and the values Rb , $r3$ and $r4$ of the resistors 64, 62b and 62c are selected in such a way that the potential difference $V_{P3} - V_{P2}$ satisfies the equation (3) immediately after the switching element 61 has become the OFF state. In other words, immediately after the switching element 61 has become the OFF state, the potential difference $V_{P3} - V_{P2}$ is equal to or greater than V_{on} and accordingly the switching element 62 becomes the ON state. In response, the charge flowing portion 67 having the resistor 65 is electrically connected to the supplying line L3 via the switching element 62. That is to say, although the supplying line L3 has been electrically disconnected from the charge flowing portion 67 immediately before the supply of the DC

power for the potential generating circuit 5 has been stopped (immediately before $t=0$), the supplying line L3 is electrically connected to the charge flowing portion 67 via the switching element 62 after the supply of the DC power for the potential generating circuit 5 has been stopped. Besides, because those 799 gate buses 23 are electrically connected to this supplying line L3, the electric charge that has been accumulated on those 799 gate buses may not only naturally discharge toward the circumstance of the gate buses 23 but also flow into the charge following section 67 through the gate driver 3, the supplying line L3 and the switching element 62. In accordance with such movement of the electric charge, the potential of the gate buses 23 eventually becomes zero. The curve Vw in Figure 4 shows how the potential of the gate buses 23 eventually becomes zero. As the potential of the gate buses becomes zero, the potential of the gate electrode 22a of the TFT 22 that is connected to the gate buses 23 also becomes zero.

As above noted, once the supply of DC power for the potential generating circuit 5 has been stopped, a signal indicating that the image signal is OFF will be transmitted from the source driver 4 to each source bus 24. Accordingly, the potential of the source electrode 22b of each TFT 22 will also become zero. Thus, as far as the TFT 22 that is connected to the 799 gate buses 23 concerns, the potential of the gate electrode 22a and the potential of the source electrode 22b of each TFT 22 will both become zero (that is to say, the potential difference between the gate electrode 22a and the source electrode 22b will become zero). The TFT 22 generally becomes a full OFF state when the potential of the gate electrode 22a is somewhat smaller than the potential of the source electrode 22b, but in the aforementioned case in which the potential difference between the gate electrode 22a and the source electrode 22b is nearly equal to zero, the TFT is not placed in a full OFF state but in a state where the current is slightly flowing (this state will be referred to as "HALF-ON state" hereinafter). The electric charge accumulated on the pixel electrode 21 that is connected to the TFT 22 in such HALF-ON state may not only naturally discharge toward the circumstance of this pixel electrode 21 but also flow into the gate bus 23 and the source bus 24 through the TFT 22 being in such HALF-ON state. In accordance with such movement of the charge, the potential of the pixel electrode 21 that is connected to the TFT 22 being in such HALF-ON state eventually becomes zero. The curve Vx in Figure 4 shows how the potential of said pixel electrode 21 eventually becomes zero.

Thus, the potential of the pixel electrode 21 of the liquid crystal panel 2 becomes zero (curve Vx). As seen from the curve Vx, the potential of the pixel electrode 21 becomes zero at a time t_1 . Therefore, at the time t_1 , the difference between the potential of

the common electrode 25 (curve Vu) and the potential of each pixel electrode 21 (curve Vx) is zero, so that the display of the liquid crystal panel 2 can be completely erased.

In accordance with the aforementioned structure, the erasing time t_e until the display of the liquid crystal panel 2 is completely erased is $t_e = t_1$. Specifically, $t_e =$ about 1 to 2 seconds.

Now consider the case in which the display 1 shown in Figure 1 is not provided with the erasing circuit 6. In this case, the display does not comprise the charge flowing portion 67 that is to be connected to the supplying line 3 when the supply of DC power for the potential generating circuit 5 has been stopped. Accordingly, the display that is not provided with the erasing circuit 6, in comparison with the display that is provided with the erasing circuit 6, has a less number of the paths into which the electric charge accumulated on the gate bus 23 can flow, so that the potential variation in the gate bus 23 of the display that is not provided with the erasing circuit 6 may be more moderate than that of the display that is provided with the erasing circuit 6. More specifically, as seen in Figure 4, with regards to the display that is provided with the erasing circuit 6, the potential variation in the gate bus 23 is represented by a curve Vw, whereas with regards to the display that is not provided with the erasing circuit 6, the potential variation in the gate bus 23 is represented by a curve Vw' indicated by a broken line. Therefore, in the case of the display that is not provided with the erasing circuit 6, the instant when the potential of the gate bus 23 becomes zero is delayed by T1 in comparison with the display that is provided with the erasing circuit 6. Accordingly, as for the display that is not provided with the erasing circuit 6, the instant when the TFT 22 connected to the gate buses 23 becomes the HALF-ON state is also delayed, so that the pixel electrodes connected to the TFTs 22 being in such HALF-ON state shows a moderate potential variation. More specifically, as seen in Figure 4, with regards to the display that is provided with the erasing circuit 6, the potential variation in the pixel electrode 21 is represented by a curve Vx, whereas with regards to the display that is not provided with the erasing circuit 6, the potential variation in the pixel electrode 21 is represented by a curve Vx' indicated by a broken line. Further, in the case of the display that is not provided with the erasing circuit 6, the potential variation in the common electrode 25 is represented by a curve Vu'. Thus, in case of the display that is not provided with the erasing circuit 6, the instant when the potential difference between the common electrode 25 and each pixel electrode 21 becomes zero is delayed by T2 in comparison with the display that is provided with the erasing circuit 6, so that the erasing time t_e with respect to the display that is not provided with the erasing circuit 6 is $t_e = t_1 + T_2$, which is specifically

equal to about 4 to 5 seconds. As a result, it is recognized that the erasing time t_e could be shortened by about 3 seconds by providing the erasing circuit 6.

Further, in this embodiment, the erasing circuit 6 detects three potentials V_s , V_g and V_o generated by the potential generating circuit 5 and operates on the basis of the
5 detected potentials. Accordingly, there is no need to provide a expensive voltage detector IC for specifically driving the erasing circuit 6, which may be resulted in a reduction of the cost.

Furthermore, in this embodiment, the erasing circuit 6 operates only by three potentials V_s , V_g and V_o . That is to say, the erasing circuit 6 operates without depending on such signal as the horizontal synchronization signal. Accordingly, the erasing circuit 6 can be
10 designed without considering such signal characteristic.

It should be particularly noted that the one end of the charge flowing portion 67 is grounded in this embodiment but the one end of the charge flowing portion 67 may be nongrounded.

Besides, in this embodiment, in order to shift the TFT 22 to a HALF-ON state
15 in a short time, the switching element 62 is connected to the supplying line L3 such that the electric charge accumulated in the gate bus 23 could flow into the charge flowing portion 67 through the supplying line L3 and the switching element 62. In accordance with this structure, the potential of the gate electrode 22a of the TFT 22 could become zero in a short time and the TFT 22 could accordingly become in a HALF-ON state in a short time.
20 However, as long as the switching element 62 is connected to any path that electrically connects between the potential generating circuit 5 and the pixel electrode 21, it may be possible to shift the TFT 22 to a HALF-ON state in a short time even if the switching element 62 is connected to any other portion than the supplying line L3.

Furthermore, although the erasing circuit 6 is constituted by two switching
25 elements 61 and 62 and three resistors R_a , R_b and R_c , any other configuration may be allowable.

Figure 5 is a schematic diagram illustrating an display as a second embodiment of the liquid crystal display device in accordance with the invention. In describing the display 100 in Figure 5, same reference numerals are used in Figure 5 for the
30 same components as for the display 1 in Figure 1, and only the difference from the display 1 in Figure 1 will be explained in the following.

The difference between the display 100 shown in Figure 5 and the display 1 shown in Figure 1 is only that the display 100 shown in Figure 5 does not comprise the

erasing circuit 6 but instead comprises a potential generating circuit 50, the structure of which is different from that of the potential generating circuit 5 shown in Figure 1.

This potential generating circuit 50 comprises a potential generating portion 51 for erasing afterimage on the panel 2. The potential generating portion 51 will be explained below. Figure 6 shows the potential generating portion 51 in detail. The potential generating portion 51 is provided with a differential amplifier 511. An input terminal 511a of the differential amplifier 511 receives the potential V_o generated by the potential generating circuit 50 while another input terminal 511b is connected to an output terminal 511c of this differential amplifier 511 via a resistor 512. Additionally, the input terminal 511b is connected to a switching element SW via a resistor 513. The switching element SW is opened when the DC power is supplied to the potential generating circuit 50 while it is closed when the supply of DC power for the potential generating circuit 50 is stopped. The output terminal 511c of the differential amplifier 511 is additionally connected to the supplying line L3 (see Figure 5).

The following will explain the operation of the display 100 with reference to Figure 5 and Figure 6 as well as Figure 2 when needed.

When the power supply in the main body of the display 100 is turned on, the DC power is supplied to the potential generating circuit 50 so as to generate not only the potentials V_s , V_g , V_o and V_c but also a potential V_1 (see Figure 6). The potentials V_s , V_g , V_c and V_1 are positive ones but the potential V_o is a negative one. The potentials V_s , V_g and V_c are supplied to the source bus 4, the gate bus 3 and the common electrode respectively, and the potential V_o is supplied to the input terminal 511a of the differential amplifier 511 (see Figure 6). Besides, although the potential V_1 is intended to supply to the differential amplifier 511 via the switching element SW and the resistor 513, the potential V_1 cannot be supplied to the differential amplifier 511 while the DC power is being supplied to the potential generating circuit 50 because the switching element SW is kept open in this state where the DC power is being supplied to the potential generating circuit 50. Therefore, only the potential V_o is supplied to the differential amplifier 511 while the DC power is being supplied to the potential generating circuit 50. Accordingly, the output potential V_{out} becomes $V_{out} = V_o$, and eventually V_o will be supplied to the supplying line L3. Thus, the potentials V_g and V_o are resultantly supplied to the gate driver 3 via the supplying lines L2 and L3, so that the images could be consecutively displayed on the liquid crystal panel 2 in the same way as for the display 1 shown in Figure 1.

Secondly, the operation of the display 100 when the power in the main body of the display 100 is turned off will be explained.

When the power supply in the main body of the display 100 is turned off, the image signal supplied to the source driver 4 is turned off and the supply of the DC power for the potential generating circuit 50 is stopped, so that the circuit 50 stops generating the potentials V_s , V_g , V_o , V_c and V_1 . It should be noted that the each potential V_s , V_g , V_o , V_c and V_1 still does not reach zero immediately after the supply of the DC power for the potential generating circuit 50 is stopped. Accordingly, the potential V_g (>0) is supplied to one gate bus 23 just before the potential generating circuit 50 stops generating the potentials, and that said one gate bus 23 still has a potential larger than zero immediately after the potential generating circuit 50 stops generating the potential. Therefore, the TFT 22 (see Fig.2) that is connected to said one gate bus 23 still remains in the ON state. Then, a signal indicating that the image signal is OFF, via the source bus 24, will be written to the pixel electrode 21 which is connected to the TFT 22 being in such ON state, so that the potential of this pixel electrode 21 may instantaneously become zero.

Additionally, the switching element SW shown in Figure 6 is closed in the case that the supply of DC power for the potential generating circuit 50 is stopped. The output potential V_{out} just after the switching element SW has been closed can be represented by the following equation (7):

$$V_{out} = (V_o - V_1) \times R_a/R_b + V_o \dots \quad (7)$$

where R_a represents a resistance value of the resistor 512, and R_b represents a resistance value of the resistor 513. In this case, the values for R_a and R_b are adjusted such that V_{out} becomes $V_{out} = 0V$ just after the switching element SW has been closed. Accordingly, although the potential V_o (<0) is supplied to 799 gate bus 23 just before the potential generating circuit 50 stops generating the potentials, a zero potential can be written instantaneously to the 799 gate buses 23 via the supplying line L3 just after the potential generating circuit 50 has stopped generating the potentials. Here consider that the display 100 shown in Figure 5 does not comprise the potential generating portion 51. In this case, when the power in the main body of the display 100 is turned off, the potential in the 799 gate buses 23 can not reach zero until the electric charge accumulated in the gate buses 23 naturally disappears from the gate buses 23. In contrast, as with the display 100 shown in Fig.5, in the case of providing the potential generation portion 51 that supplies the potential $V_{out} = 0V$ to the supplying line 3 immediately after the supply of the DC power for the potential generating circuit 50 has been stopped, the potential of the gate buses 23 could be

set to zero instantaneously without awaiting the natural disappearing of the charge being accumulated in the gate buses 23 from the gate buses 23.

Besides, the potential of the source electrode 22b of this TFT 22 becomes zero because the image signal has been turned off, so that the potential difference between the gate electrode 22a and the source electrode 22b of each TFTs 22 connected to the 799 gate buses 23 could become zero. In the case that the potential difference between the gate electrode 22a and the source electrode 22b of each TFTs 22 is zero, the each TFTs 22 shifts to the HALF-ON state, so that, the electric charge accumulated in the pixel electrode 21 could be quickly removed from the pixel electrode 21 through the TFT 22 being in the HALF-ON state. As a result, the potential of this pixel electrode 21 reaches zero. In this way, the potentials of all pixel electrodes 21 of the liquid crystal panel 2 could be changed to zero quickly. Immediately after the potentials of all pixel electrodes 21 of the liquid crystal panel 2 have reached zero, the potential of the common electrode 25 can reach zero as well. Accordingly, the potential difference between the common electrode 25 and each pixel electrode 21 becomes zero, so that the image on the liquid crystal panel 2 could be completely erased.

Thus, it is possible to shorten the erasing time even if the TFT 21 is forced to a HALF-ON state by means of the potential generating portion 51.

In the case of the display 100 shown in Figure 5, the potential generating portion 51 generating the potential for erasing the afterimage detects two potentials V_o and V_1 generated by the potential generating circuit 50 and operates on the basis of the detected potentials. Accordingly, there is no need to provide a expensive voltage detector IC for specifically driving the erasing circuit 6, which may be resulted in a reduction of the cost.

Besides, in the case of the display 100 shown in Figure 5, the potential generating portion 51 operates only by three potentials V_s , V_g and V_o . That is to say, the potential generating portion 51 operates without depending on such signal as the horizontal synchronization signal. Accordingly, the potential generating portion 6 can be designed without considering such signal characteristic.

Furthermore, in the case of the display 100 shown in Figure 5, in order to shorten the erasing time, the TFT 21 is set to a HALF-ON state by using the way that the differential amplifier 511 outputs $V_{out} = 0V$ when the supply of the DC power for the potential generating circuit 50 is stopped. However, V_{out} may be larger than zero. If V_{out} is larger than zero, the TFT 21 is set to a full ON state rather than a HALF-ON state and the

signals indicating that the image signal is OFF can be written to the pixel electrodes, so that the erasing time could be shortened.

In this display shown in Fig.5, the potential generating portion 51 is a part of the potential generating circuit 50. However, the potential generating portion 51 may be
5 separated from the potential generating circuit 50.

In each of the aforementioned first and second embodiments of the liquid crystal display device in accordance with the invention, the supply and the supply stop of the DC power for the potential generating circuits 5 and 50 are performed when the power supply in the main body of the display 1 and display 100 is turned on or off. However, if the
10 display 1 and the display 100 are used as a display for a personal computer for example, the supply and the supply stop of the DC power for the potential generating circuits 5 and 50 may be performed when the main body of the personal computer rather than the display 1 or 100 is turned on or off. Thus, the invention is not intended to limit the method for the supply and the supply stop of the DC power for the potential generating circuits 5 and 50.

15 Furthermore, the liquid crystal display device in accordance with the invention may be applied to any other electronic device than the personal computer.

As aforementioned, in accordance with the liquid crystal display device in accordance with the invention, it is possible to shorten the erasing time less expensively without detecting such signal as horizontal synchronization signal.

CLAIMS:

1. A liquid crystal display device comprising:
 - a first electrode and a second electrode for applying a voltage to a liquid crystal layer;
 - a first bus and a second bus that are electrically connected to said first electrode via first switching means;
 - potential generation means for generating a first potential that is supplied toward said first switching means via a path containing said first bus;
 - a charge flowing portion into which electric charges existing in said path, said first electrode or said potential generation means may flow; and
 - a second switching means for switching a state of the flow of electric charges into said charge flowing portion to either a first state in which said electric charges flow into said charge flowing portion or a second state in which said electric charges do not flow into said charge flowing portion so much as in said first state.
2. A liquid crystal display device as claimed in claim 1, characterized in that said charge flowing portion is set to said first state when said second switching means is in an ON state whereas said charge flowing portion is set to said second state when said second switching means is in an OFF state.
3. A liquid crystal display device as claimed in claim 2, characterized in that said liquid crystal display device further comprises control means for controlling said second switching means so that said second switch means is switched to either an ON state or an OFF state.
4. A liquid crystal display device as claimed in claim 3, characterized in that said potential generation means generates a plurality of potentials, and that said control portion detects said plurality of potentials generated by said potential generation means and controls said second switching means so that said second switch means is switched to either an ON state or an OFF state on the basis of said detected potentials.

5. A liquid crystal display device as claimed in claim 4, characterized in that the device further comprises a first driver for transmitting signals to said first bus and a second driver for transmitting signals to said second bus, and that said potential generation means
5 generates a second potential to be supplied toward said first driver and a third potential to be supplied toward said second driver in addition to said first potential, and that said control portion detects said first, second and third potentials and controls said second switching means so that said second switching means is switched to either an ON state or an OFF state on the basis of said detected potentials.

10

6. A liquid crystal display device as claimed in any one of claims 3 to 5, characterized in that said control portion comprises a third switching means for switching an ON state and an OFF state of said second switching means.

15

7. A liquid crystal display device as claimed in any one of claims 1 to 6, characterized in that said first electrode is a pixel electrode and said second electrode is a common electrode.

20

8. A liquid crystal display device as claimed in any one of claims 1 to 7, characterized in that said first bus is a gate bus and said second bus is a source bus.

9. A liquid crystal display device as claimed in any one of claims 5 to 8, characterized in that said first driver is a gate driver and said second driver is a source driver.

25

10. A liquid crystal display device comprising:

- a first electrode and a second electrode for applying a voltage to a liquid crystal layer;

- a first bus and a second bus which are electrically connected to said first electrode via first switching means; and

30

- potential generation means for generating a first potential which is supplied toward said first bus,

- characterized in that said potential generation means generates a second potential to be supplied toward said first bus when the supply of the power for said potential

generation means has been stopped, said second potential being larger than said first potential.

11. A liquid crystal display device as claimed in claim 10, characterized in that
5 said potential generation means comprises a differential amplifier that outputs said second potential.

12. A liquid crystal display device as claimed in claim 10 or 11, characterized in
that said first electrode is a pixel electrode and said second electrode is a common electrode.
10

13. A liquid crystal display device as claimed in any one of claims 10 to 12,
characterized in that said first bus is a gate bus and said second bus is a source bus.

$\frac{1}{4}$

FIG. 1






FIG. 2



2/4

FIG. 3



3/4

FIG. 4




FIG. 5





FIG. 6



INTERNATIONAL SEARCH REPORT

International Application No

PCT/IB 01/02584

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 G09G3/36

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X A	EP 0 316 801 A (SEMICONDUCTOR ENERGY LAB) 24 May 1989 (1989-05-24) column 2, line 27 -column 3, line 11; figures 1,3 ---	1-3,6,8 10
X	EP 1 041 533 A (SEIKO EPSON CORP) 4 October 2000 (2000-10-04) paragraph '0073! - paragraph '0085! figures 11-13 ---	1-3
X	EP 0 881 622 A (IBM) 2 December 1998 (1998-12-02) column 1, line 45 -column 2, line 14 column 5, line 21 - line 56 figure 3 --- -/--	10



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

° Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search

11 June 2002

Date of mailing of the international search report

20/06/2002

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Farricella, L

INTERNATIONAL SEARCH REPORT

International Application No

PCT/IB 01/02584

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 798 741 A (KAJIHARA NORIYUKI) 25 August 1998 (1998-08-25) column 14, line 29 - line 62 figures 16,17 -----	1,10

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/IB 01/02584

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0316801	A	24-05-1989	JP 1134497 A	26-05-1989
			DE 3851411 D1	13-10-1994
			DE 3851411 T2	19-01-1995
			EP 0316801 A2	24-05-1989
			US 5155613 A	13-10-1992
EP 1041533	A	04-10-2000	JP 2000347614 A	15-12-2000
			EP 1041533 A1	04-10-2000
			US 6300797 B1	09-10-2001
			US 2001048322 A1	06-12-2001
EP 0881622	A	02-12-1998	JP 10333642 A	18-12-1998
			CN 1201967 A	16-12-1998
			EP 0881622 A1	02-12-1998
			US 6064360 A	16-05-2000
US 5798741	A	25-08-1998	JP 3106078 B2	06-11-2000
			JP 8184806 A	16-07-1996
			KR 148095 B1	15-09-1998

专利名称(译)	一种液晶显示装置，当电源关闭时，余像减少		
公开(公告)号	EP1352382A1	公开(公告)日	2003-10-15
申请号	EP2001272749	申请日	2001-12-17
[标]申请(专利权)人(译)	皇家飞利浦电子股份有限公司		
申请(专利权)人(译)	皇家飞利浦电子N.V.		
当前申请(专利权)人(译)	皇家飞利浦电子N.V.		
[标]发明人	HANZAWA KENJI HAGINO SHUJI		
发明人	HANZAWA, KENJI HAGINO, SHUJI		
IPC分类号	G02F1/133 G09G3/20 G09G3/36		
CPC分类号	G09G3/3696 G09G2310/0245 G09G2330/02		
代理机构(译)	RAAP，雅迪尔ADRIAAN		
优先权	2000402656 2000-12-28 JP		
外部链接	Espacenet		

摘要(译)

通过提供电荷流路径缩短电源关闭后的擦除时间来减少图像。