



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) **EP 1 646 034 A1**

(12) **EUROPEAN PATENT APPLICATION**
published in accordance with Art. 158(3) EPC

(43) Date of publication:
12.04.2006 Bulletin 2006/15

(51) Int Cl.:
G09G 3/36 ^(1980.01) **G09G 3/20** ^(1980.01)
G02F 1/133 ^(1980.01)

(21) Application number: **04747373.1**

(86) International application number:
PCT/JP2004/009905

(22) Date of filing: **06.07.2004**

(87) International publication number:
WO 2005/006302 (20.01.2005 Gazette 2005/03)

(84) Designated Contracting States:
DE FR GB

• **Nakajima, Yoshiharu**
Tokyo 141-0001 (JP)

(30) Priority: **09.07.2003 JP 2003272250**

(74) Representative: **Thévenet, Jean-Bruno et al**
Cabinet Beau de Loménie
158, rue de l'Université
75340 Paris Cédex 07 (FR)

(71) Applicant: **SONY CORPORATION**
Tokyo 141-0001 (JP)


(72) Inventors:
• **Kida, Yoshitoshi**
Tokyo 141-0001 (JP)

(54) **FLAT DISPLAY DEVICE AND INTEGRATED CIRCUIT**

(57) The present invention is applied, for example, to a liquid crystal display apparatus in which drive circuitry is formed integrally on an insulating substrate, wherein processing results from circuit blocks 41A, 41B on the side of a higher power supply voltage are inputted into

the side of a lower power supply voltage through active elements performing on-off operation complementarily, and by the fall of the power supply voltage on this higher side, the output of these active elements is set to a pre-determined level.

FIG. 5



EP 1 646 034 A1

Description

BACKGROUND OF THE INVENTION

Technical Field

[0001] The present invention relates to a flat display apparatus and an integrated circuit and can be applied to, for example, liquid crystal display apparatus in which drive circuitry is integrally formed on an insulating substrate. In the present invention, processing results from a circuit block on the side of a higher power supply voltage is inputted to the side of a lower power supply voltage through active elements performing on-off operation complementarily, and the output of these active elements is set to a predetermined level by the fall of the power supply voltage on the higher side thereof, which can further reduce power consumption in the deep-standby mode or the like.

Background Art

[0002] In recent years, in a liquid crystal display apparatus that is a flat display apparatus applied to a mobile terminal device such as a mobile telephone, for example, there has been provided the one in which a drive circuit of a liquid crystal display panel such as a horizontal drive circuit and a vertical drive circuit is combined and integrated on a glass substrate which is an insulating substrate making up the liquid crystal display panel.

[0003] More specifically, in this type of liquid crystal display apparatus, a display unit is formed by arranging, in a matrix, pixels each composed of a liquid crystal cell, a polysilicon TFT (Thin Film Transistor) which is a switching element of this liquid crystal cell and a storage capacitor. In the liquid crystal display apparatus, the respective pixels of the display unit formed in this manner are sequentially selected on a line basis by the driving of gate lines by the vertical drive circuit. Furthermore, gradation data indicating the gradation of the respect pixels is sampled sequentially and circularly by the horizontal drive circuit to be collected on a line basis, and by driving respective signal lines according to a digital-analog conversion result of this gradation data, the respective selected pixels are driven by the gate lines according to the gradation data, thereby displaying a desired image.

[0004] In such liquid crystal display apparatus, power supplies required for the operation are generated from power supplied externally, in a DC-DC converter, which is a part of the drive circuit provided in the vicinity of the display unit and the resultant power supplies of a plurality of systems enable the operation. Specifically, the apparatus is arranged such that, for example, a power supply of 6 [V] and a power supply of -3 [V] are generated from a power supply of 3 [V] that is supplied externally, and these power supplies of -3 [V], 3 [V], and 6 [V] enable the operation.

[0005] Thus, in this type of liquid crystal display appa-

ratus, for example, as shown in Fig. 1, a 6 V-system logic electronic circuit 1 which is a circuit block whose power supply voltage is 6 [V] allows various types of processing to be executed at high speed and according to the results of the high speed processing, a 3 V-system logic electronic circuit 2 which is a circuit block whose power supply voltage is 3 [V] is driven.

[0006] In a mobile telephone which is one of devices to which this liquid crystal display apparatus is applied, for example, as disclosed in Japanese Application Publication No. 10-210116, stopping the display of the liquid crystal display unit in a standby state prevents wasteful consumption of battery.

[0007] Specifically, in the mobile telephone, a backlight of the liquid crystal display apparatus is turned off by the control of a controller that controls overall operation, which reduces power consumption. Furthermore, the operation mode of the liquid crystal display apparatus is set to be a so-called deep standby mode.

[0008] Here, the deep standby mode is, in the liquid crystal display apparatus, an operation mode in which, although the power is supplied externally, by stopping the supply of various clocks as operation references, the operation of the drive circuit is stopped.

[0009] More specifically, when the operation of the liquid crystal display apparatus is stopped in this manner, the simplest method is a method of stopping the supply of power to the liquid crystal display apparatus. However, when such stop of the supply of power is executed outside of the liquid crystal display apparatus, the configuration becomes complicated for that purpose in the mobile telephone. In contrast, while a method of shutting off the power supplied externally inside of the liquid crystal display apparatus is considered, in this case, the configuration of the active elements relating to the control of the power supply is increased in size, which brings an increase in size to the shape of the liquid crystal display apparatus itself.

[0010] Therefore, in this type of liquid crystal display apparatus, the deep standby mode is provided, in which the supply of clocks is stopped to stop the operation and to reduce the power consumption. Furthermore, in this deep standby mode, the operation of the DC-DC converter is switched so that the lowest power supply voltage in the liquid crystal display apparatus is outputted, which prevents through-currents between circuit blocks having different power supply voltages.

[0011] More specifically, Fig. 2 is a block diagram showing a configuration of a part of a digital-analog conversion circuit in this type of liquid crystal display apparatus. In this type of liquid crystal display apparatus, a predetermined generation reference voltage is resistively divided by resistances in a reference voltage generating circuit to generate a plurality of reference voltages. The plurality of reference voltages are selectively outputted according to the gradation data to thereby apply digital-analog conversion processing to the gradation data, and according to this digital-analog processing result, the

respective pixels are driven. Furthermore, for example, in the case where the pixels are driven by line inversion, the polarity of this generation reference voltage is switched on a horizontal scanning cycle.

[0012] Fig. 2 is a diagram showing a circuit block relating to the switching of the polarity of the generation reference voltage and the generation of the reference voltages in such manners. In the liquid crystal display apparatus, various reference signals in sync with the gradation data are processed by a circuit block whose power supply voltage is 6 [V] to thereby generate a polarity switching signal of the generated reference voltage and this polarity switching signal and an inversion signal of the polarity switching signal are outputted to a reference voltage generating circuit 5 via buffer circuits 3, 4 operating by the power supply voltage of 6 [V].

[0013] The reference voltage generating circuit 5 is a circuit block operating by a power supply voltage of 3 [V] and by driving switch circuits 6 and 7 each composed of a CMOS (Complementary Metal Oxide Semiconductor) by the output signals of the buffer circuits 3, 4, contact points of the switch circuits 6 and 7 are switched complementarily to switch the polarity of the generated reference voltage to be outputted to a resistance block 8. Thus, in the example as shown in Fig. 2, the generated reference voltage is switched between +3 [V] and -3 [V].

[0014] In the reference voltage generating circuit 5, the resistance block 8 is composed of a series circuit of a plurality of resistances and reference voltages V1 to V30 is generated by resistively dividing the generated reference voltage by this resistance block 8.

[0015] In such a configuration, when the operation of the DC-DC converter is simply stopped, the power supply voltage falls to 0 [V] in the circuit block of the power supply voltage 6 [V], and as a result, the output of the buffer circuits 3, 4 is held in a state of falling to 0 [V]. In this case, in the switch circuits 6, 7 receiving the output of these buffer circuits 3, 4, switch circuits 6A, 6B, 7A, 7B making up the respective switch circuits 6, 7 are held in an on-state, which causes through-currents I6, I7 in the switch circuits 6, 7.

[0016] In this case, also, for the circuit block of the power supply voltage 3 [V], by making the power supply fall, through-currents can be prevented. However, the fall of the power supply of the circuit block of the power supply 3 [V] ends up shutting off the power supplied to the liquid crystal display apparatus itself, which causes problem such as an increase in size of the liquid crystal display apparatus as described above. Therefore, in this case, the switching of the operation of the DC-DC converter allows the power supply of 6 [V] to fall to 3 [V] in the liquid crystal display apparatus to prevent the through-currents.

[0017] However, even when the power supply of 6 [V] is made to fall to 3 [V] by the switching of the operation of the DC-DC converter in this manner, leak current by the power supply voltage 3 [V] eventually continues to flow in each active element. If such leak current can be

reduced, the power consumption can be further reduced in the deep standby mode.

DISCLOSURE OF THE INVENTION

[0018] The present invention is achieved in light of the above-described points and is intended to propose a flat display apparatus and an integrated circuit capable of further reducing power consumption in the deep standby mode or the like.

[0019] In order to solve the problems, the present invention is applied to a flat display apparatus, wherein a drive circuit has a first circuit block operating by a first power supply voltage and a second circuit block that processes processing results by the first circuit block and operates by a second power supply voltage lower than the first power supply voltage, the second circuit block receives the input of one processing result of the first circuit block at active elements performing on-off operation complementarily, and the first circuit block has a level setting circuit that sets a level of the one processing result so as to hold the output of the active elements at a predetermined level by the fall of the first power supply voltage.

[0020] According to a configuration of the present invention, when the present invention is applied to a flat display apparatus, wherein the drive circuit has the first circuit block operating by the first power supply voltage and the second circuit block that processes the processing results by the first circuit block and operates by the second power supply voltage lower than the first power supply voltage, the second circuit block receives the input of one processing result of the first circuit block at the active elements performing on-off operation complementarily, and the first circuit block has the level setting circuit that sets the level of the one processing result so as to hold the output of the active elements at the predetermined level by the fall of the first power supply voltage. Therefore, by receiving the one processing result of the first circuit block at the active elements performing on-off operation complementarily, through-currents in the active elements can be prevented from occurring, whichever level the first processing result becomes by the fall of the first power supply voltage. Furthermore, by having the level setting circuit that sets the level of the one processing result so as to hold the output of these active elements at the predetermined level, the output level of the active elements can be set by this level setting circuit to prevent unintended display on a display unit. Thus, according to the configuration of the present invention, the first power supply voltage can be completely made to fall while preventing various inconveniences, which reduces leak currents in the circuit block relating to the first power supply voltage and further reduces power consumption as compared with the conventional art.

[0021] Furthermore, the present invention is applied to an integrated circuit, wherein a second circuit block receives the input of one processing result of a first circuit

block at active elements performing on-off operation complementarily, and the first circuit block has a level setting circuit that sets a level of the one processing result so as to hold the output of the active elements at a predetermined level by the fall of the first power supply voltage.

[0022] Thus, according to the present invention, an integrated circuit capable of further reducing power consumption in the deep standby mode or the like can be provided.

[0023] According to the present invention, the power consumption can be further reduced in the deep standby mode or the like.

BRIEF DESCRIPTION OF DRAWINGS

[0024]

Fig. 1 is a block diagram for explaining circuit blocks of different power supply voltages.

Fig. 2 is an electrical schematic diagram for explaining through-currents.

Fig. 3 is a block diagram showing a liquid crystal display apparatus according to Embodiment 1 of the present invention.

Fig. 4 is a block diagram showing a part of a horizontal drive circuit of the liquid crystal display apparatus of Fig. 3.

Fig. 5 is an electrical schematic diagram showing a buffer circuit applied to the liquid crystal display apparatus of Fig. 3.

Fig. 6 is a time chart showing the transition of respective units at the time of power supply fall in the buffer circuit of Fig. 5.

Fig. 7 is a time chart showing the transition of the respective units at the time of power supply rise in the buffer circuit of Fig. 5.

Fig. 8 is a block diagram showing a CS drive circuit of the liquid crystal display apparatus of Fig. 3.

Fig. 9 is a block diagram showing a VCOM drive circuit of the liquid crystal display apparatus of Fig. 3.

BEST MODE FOR CARRYING OUT THE INVENTION

[0025] Hereinafter, the embodiments of the present invention are described in detail, referring to the drawings as necessary.

(1) Configuration of Embodiment

[0026] Fig. 3 is a block diagram showing a liquid crystal display apparatus according to Embodiment 1 of the present invention. In this liquid crystal display apparatus 11, pixels are each formed of a liquid crystal cell 12, a polysilicon TFT 13 which is a switching element of this liquid crystal cell 12, and a storage capacitor 14, and these pixels are arranged in a matrix to form a display unit 16. In the liquid crystal display apparatus 11, the

respective pixels forming this display unit 16 are connected to a horizontal drive circuit 17 and a vertical drive circuit 18 via signal lines LS and gate lines LG, respectively, and the pixels are sequentially selected by the driving of the gate lines LG by the vertical drive circuit 18 and the gradation of the respective pixels is set by a drive signal from the horizontal drive circuit 17, so that the liquid crystal display apparatus 11 displays a desired image.

[0027] More specifically, in the liquid crystal display apparatus 11, into a timing generating circuit (TG) 19 are inputted various timing signals, such as a master clock in sync with gradation data D1, a horizontal synchronizing signal, and a vertical synchronizing signal and these various timing signals are processed, so that the various timing signals required for the operation of this liquid crystal display apparatus 11 are outputted.

[0028] The vertical drive circuit 18 drives the respective gate lines LG according to the timing signal outputted from the timing generating circuit 19, thereby sequentially selecting the pixels on a line base in conjunction with the processing in the horizontal drive circuit 17.

[0029] The horizontal drive circuit 17 sequentially and circularly takes in the gradation data D1 indicating the gradation of the respective pixels and drives the respective signal lines LS, according to the timing signal outputted from the timing generating circuit 19. More specifically, in the horizontal drive circuit 17, a shift register 20 sequentially and circularly samples the gradation data D1, thereby collecting the gradation data on a line basis, and outputting the gradation data of one line to a digital-analog conversion circuit (DAC) 21 at predetermined timing for a horizontal blanking period.

[0030] The digital-analog conversion circuit 21 applies digital-analog conversion processing to the gradation data D1 outputted from the shift register 21 respectively to output. A buffer circuit unit 22 drives the respective signal lines LS according to the output signal of this digital analog conversion circuit 21, so that in the horizontal drive circuit 17, the respective pixels of the display unit 16 are driven by the gradation according to the gradation data D1 and a desired image is displayed.

[0031] In a CS drive circuit 23 and a VCOM drive circuit 24, for CS wiring CS and VCOM wiring VCOM connected to electrodes of the storage capacitor 14 and the liquid crystal cell 12 on the side where the TFT 13 is not connected, respectively, the potentials of the CS wiring CS and the VCOM wiring VCOM are switched on a horizontal scanning cycle, for example. Accordingly, in this liquid crystal display apparatus 11, respective electrode potentials of the storage capacitor 14 and the liquid crystal cell 12 are switched to execute precharge processing, thereby preventing deterioration of the respective liquid crystal cells 12.

[0032] A DC-DC converter (DC-DC) 25 generates, from the power supply inputted outside of this liquid crystal display apparatus 11, power supplies required for the operation of this liquid crystal display apparatus 11 to output. Specifically, as this power supply inputted exter-

nally, the power supply of a voltage 3 [V] is applied to the DC-DC converter 25 and the DC-DC converter 25 generates power supplies of a voltage 6 [V] and a voltage -3 [V] from this power supply of the voltage 3 [V]. Thus, in the liquid crystal display apparatus 11, the power supplies required for the operation are generated from the power supply inputted externally in a built-in power supply circuit, so that the liquid crystal display apparatus 11 operates by a plurality of power supplies. Furthermore, the DC-DC converter 25 stops the operation by switching the operation mode to the deep standby mode by an upper controller, and as to the power supplies of the voltage 6 [V] and the voltage -3 [V], the power supply voltages thereof fall to 0 [V]. In the liquid crystal display apparatus 11, as for the power supply of the voltage 3 [V], the power continues to be supplied even in this deep standby mode.

[0033] Fig. 4 is a block diagram showing the digital-analog conversion circuit 21 together with its peripheral configuration. In this digital-analog conversion circuit 21, a plurality of reference voltages V1 to V30 is generated by resistively dividing a generated reference voltage by resistances in a reference voltage generating circuit 31 to generate, and these reference voltages V1 to V30 are selectively outputted according to the respective pieces of the gradation data D1, thereby performing the digital-analog processing to the gradation data D1. In the configuration as shown in Fig. 4, the same configuration portions as those of the digital-analog conversion circuit described above in reference to Fig. 2 are indicated by corresponding reference numerals and signs and overlapped description is omitted.

[0034] More specifically, in the reference voltage generating circuit 31, in a switch circuit 32, one terminal of a switch circuit 32A and one terminal of a switch circuit 32B, which are switched complementarily between on-and off-states by the switching signal outputted from the timing generating circuit 19, are connected to a reference voltage line of a voltage 3 [V] and a ground line, respectively, and the other terminals of these switch circuits 32A and 32B are connected to one terminal of the resistance block 8. Furthermore, in a switch circuit 33, one terminal of a switch circuit 33A and one terminal of a switch circuit 33B, which are switched complementarily between on-and off-states by an inversion signal of the switching signal outputted from the timing generating circuit 19, are connected to a reference voltage line of a voltage 3 [V] and a ground line, respectively, and the other terminals of these switch circuits 33A and 33B are connected to the other terminal of the resistance block 8. Thus, the switch circuits 32 and 33 each select the reference voltage line or the ground line complementarily via the switch circuits 32A, 32B and the switch circuits 33A, 33B.

[0035] Accordingly, in the reference voltage generating circuit 31, the generated reference voltage applied to the resistance block 8 is switched every horizontal scanning period and the generated reference voltage whose polarity is switched is resistively divided by the resistance

block 8 to generate a plurality of reference voltages V1 to V30.

[0036] In the reference voltage generating circuit 31, these switch circuits 32A and 33A are each formed of a PMOS transistor, while the switch circuits 32B and 33B are each composed of an NMOS transistor. Accordingly, each of the switch circuits 32, 33 receives the input of one processing result of the circuit block at a previous stage via the PMOS transistor and the NMOS transistor which are active elements performing on-off operation complementarily, and whichever level the input level of the active elements becomes by the fall of the power supply voltage of the circuit block at the previous stage, through-currents in these active elements can be prevented from occurring.

[0037] Furthermore, in the reference voltage generating circuit 31, when the switching signal and the inversion signal of the switching signal which are outputted from the timing generating circuit 19 are held at 3 [V] in the deep standby mode, respectively, the both-terminal potential of the resistance block 8 is held at 0 [V] to prevent unintended display from appearing on the display unit 16.

[0038] Into reference voltage selectors 35 are inputted the reference voltages V1 to V30 outputted from the reference voltage generating circuit 31, respectively, and these inputted reference voltages V1 to V30 are selectively outputted according to the gradation data, so that in this digital-analog conversion circuit 21, the digital-analog conversion result of the gradation data D1 is outputted.

[0039] Thus, in this liquid crystal display apparatus 11, the respective circuit blocks of digital-analog conversion circuit 21 operate by the power supply voltage of 3 [V], while in the timing generating circuit 19 outputting the operation reference of this digital-analog conversion circuit 21, the operation is performed by the power supply voltage 6 [V] and the switching signal and the inversion signal of the switching signal which are the operation reference are outputted from the buffer circuits 41A, 41B.

[0040] Fig. 5 is an electrical schematic diagram showing a configuration of these buffer circuits 41A, 41B. Since the buffer circuits 41A, 41B are configured in the same manner except that the signals to be processed are different, hereinafter, a description of the buffer circuit 41A is given and overlapped description is omitted.

[0041] In the buffer circuit 41A, a CMOS inverter composed of an NMOS transistor Q1 and a PMOS transistor Q2 whose gate and drain are commonly connected, respectively, and, similarly, a CMOS inverter composed of an NMOS transistor Q3 and a PMOS transistor Q4 are connected in series, and the output of the CMOS inverter composed of the transistors Q3 and Q4 is outputted as the switching signal or the inversion signal of the switching signal. In these CMOS inverters, the CMOS inverter composed of the transistors Q1 and Q2 at the first stage operates by the power supply voltage 6 [V], so that when the operation of the DC-DC converter 25 is stopped by the deep standby mode, the output falls to 0 level.

[0042] In contrast, the inverter composed of the transistors Q3 and Q4 which outputs to the reference voltage generating circuit 31, by a power supply switching circuit 46, operates by the power supply voltage 6 [V] in a normal operation state, while, in the deep standby mode, it operates by the power supply voltage 3 [V]. Furthermore, a level setting circuit 47 allows an input level to be set to an L level in the deep standby mode, by which an output level can be held at 3 [V].

[0043] More specifically, in the timing generating circuit 19, as indicated by a time point t1 in Fig. 6, when the switching of the operation mode to the deep standby mode is instructed by the controller, the DC-DC converter 25 stops its operation, so that a logical level of a control signal STB outputted from the circuit system of the power supply voltage 6 [V] falls ((C) in Fig. 6), and then the supply of the gradation data D1 and various reference signals is stopped ((A) and (B) in Fig. 6). In this Fig. 6, MCK denotes a master clock in sync with the gradation data D1, and Hsync and Vsync denote a horizontal synchronizing signal and a vertical synchronizing signal, respectively.

[0044] The power supply switching circuit 46 is arranged so that this control signal STB is inputted into an inverter 48 composed of a circuit block of the power supply voltage 6 [V] and is supplied to a PMOS transistor Q5 connecting a power supply line of the inverter composed of the transistors Q3 and Q4 and a power supply line of 6 [V]. Accordingly, when the logical level of the control signal STB rises by the normal operation mode, the power supply switching circuit 46 holds the transistor Q5 in an on-state to hold the power supply voltage of the inverter composed of the transistors Q3 and Q4 at 6 [V]. Furthermore, when the logical level of the control signal STB falls by the deep standby mode ((E) in Fig. 6), the power supply switching circuit 46 sets the transistor Q5 to an off-state, and cuts off the power supply line of the inverter composed of the transistors Q3 and Q4 from the power supply line of 6 [V], which has fallen to 0 [V].

[0045] Furthermore, in the power supply switching circuit 46, the control signal STB is inputted into a level shift circuit 49 composed of a circuit block of the power supply voltage 6 [V] so that the level of this control signal STB is shifted so as to correspond to a circuit block of a power supply voltage 3 [V], and this output of this level shift circuit 49 is inputted into a buffer circuit 50 composed of the circuit block of the power supply voltage 3 [V]. The power supply switch circuit 46 is arranged so that the output of this buffer circuit 50 is supplied to a PMO transistor Q6 connecting the power supply line of the inverter composed of the transistors Q3 and Q4 and a power supply line of 3 [V]. Accordingly, when the logical level of the control signal STB rises by the normal operation mode, the power supply switching circuit 46 holds the transistor Q6 in an off-state to cut off the power supply line of the inverter composed of the transistors Q3 and Q4 from the power supply line of 3 [V], and on the other hand, when the logical level of the control signal STB

falls by the deep standby mode, the transistor Q6 is set to an on-state so as to connect the power supply line of the inverter composed of the transistors Q3 and Q4 to the power supply line of 3 [V].

[0046] These allow the power supply switching circuit 46 to switch the power supply voltage of the buffer circuit by the transistors Q3, Q4 between in the normal operation state and in the deep standby mode, based on the control signal STB.

[0047] According to the output of the inverter 48, the level setting circuit 47 performs on-off control over a PMOS transistor Q8 disposed between the output line of the transistors Q1 and Q2 and the power supply line of 6 [V], so that in the normal operation mode, the transistor Q8 is set to an off-state to supply the output of the inverter composed of the transistors Q1 and Q2 to the inverter composed of the transistor Q3 and Q4 and switch the polarity of the generated reference voltage in the reference voltage generating circuit 31 so as to correspond to the line inversion. In contrast, in the deep standby mode, the transistor Q8 is set to an on-state to hold the input of the inverter composed of the transistors Q3 and Q4 at the L level, and when the power supply line of voltage 6 [V] completely falls to 0 [V], the both-terminal potential of the resistance block 8 in the reference voltage generating circuit 31 is held at 0 [V], and further, through-currents in the switch circuits 32 and 33 are prevented.

[0048] Fig. 7 is a time chart showing transition from the deep standby mode to the normal operation mode in contrast to Fig. 6.

[0049] According to the foregoing, in this liquid crystal display apparatus 11, the power supply voltage of 6 [V] and the power supply voltage of 3 [V] compose a first power supply voltage and a second power supply voltage lower than this first power supply voltage, respectively, and in the drive circuits relating to the digital-analog conversion processing of the gradation data D1, the timing generating circuit 19 constitutes a first circuit block operating by the first power supply voltage, and the reference voltage generating circuit 31 constitutes a second circuit block that processes the processing results by this first circuit block and operates by the second power supply voltage.

[0050] Furthermore, the switch circuits 32A, 32B or the switch circuits 33A, 33B of the reference voltage generating circuit 31 receive the input of one processing result of the first circuit block and constitute active elements performing on-off operation complementarily, and the level setting circuit 47 of the buffer circuit 41A or 41B constitutes a level setting circuit that sets the level of the processing result, which is the buffer circuit output, so as to hold the output of the above-described active elements at a predetermined level by the fall of the first power supply voltage. Furthermore, in the buffer circuit 41A, the inverter composed of the transistors Q1 and Q2 constitutes a first inverter which operates by the first power supply and outputs the processing result, the inverter

composed of the transistors Q3 and Q4 constitutes a second inverter outputting the output of the first inverter to the reference voltage generating circuit 31, which is the second circuit block, and the power supply switching circuit 46 constitutes a power supply switching circuit switching the power supply voltage of the second inverter from the first power supply voltage to the second power supply voltage by the fall of the first power voltage.

[0051] Fig. 8 is a block diagram showing the CS drive circuit 23 together with its peripheral configuration. In the CS drive circuit 23, according to the switching signals outputted from the timing generating circuit 19, the potential of a CS line CS is switched between 3 [V] and 0 [V] every horizontal scanning period. More specifically, the CS drive circuit 23 is, similar to the reference voltage generating circuit 31, provided with a switch circuit 60 composed of switch circuits 60A and 60B composed of a PMOS transistor and an NMOS transistor that are complementarily switched between on-and off-states, and a switch circuit 61 composed of switch circuits 61A and 61B composed of a PMOS transistor and an NMOS transistor similarly, and the output of these switch circuits 60, 61 is outputted to the CS lines CS.

[0052] Corresponding to the configuration of this CS drive circuit 23, in the timing generating circuit 19, buffer circuits 63, 64 having the same configuration as described above in reference to Fig. 5 allow the switching signals of the switch circuits 60, 61 to be outputted. Accordingly, in this liquid crystal display apparatus 11, the CS drive circuit 23 is also arranged to prevent through-currents in the switch circuits 60, 61 and to hold the potential of the CS line CS at 0 [V] when a power supply line of a voltage 6 [V] completely falls to 0 [V].

[0053] Fig. 9 is a block diagram showing the VCOM drive circuit 24 together with a peripheral configuration. In the VCOM drive circuit 24, the switching signals outputted from the timing generating circuit 19 also switch the potential of a VCOM line VCOM between 3 [V] and 0 [V] every horizontal scanning period. More specifically, the VCOM drive circuit 24 is, similar to the reference voltage generating circuit 31, provided with a switch circuit 65 composed of switch circuits 65A and 65B composed of a PMOS transistor and an NMOS transistor that are complementarily switched between on-and off-states, and a switch circuit 66 composed of switch circuits 66A and 66B composed of a PMOS transistor and an NMOS transistor similarly, and the output of these switch circuits 65, 66 is outputted to the VCOM lines VCOM.

[0054] Corresponding to the configuration of this VCOM drive circuit 24, in the timing generating circuit 19, buffer circuits 67, 68 having the same configuration as described above in reference to Fig. 5 allow the switching signals of the switch circuits 65, 66 to be outputted. Accordingly, in this liquid crystal display apparatus 11, the VCOM drive circuit 24 is also arranged to prevent through-currents in the switch circuits 65, 66 and to hold the potential of the VCOM line VCOM at 0 [V] when a power supply line of a voltage 6 [V] completely falls to 0

[V].

[0055] According to the foregoing, in the liquid crystal display apparatus 11, in the drive circuits relating to the precharge processing, the timing generating circuit 19 constitutes a first circuit block operating by the first power supply voltage, and the CS drive circuit 23 and the VCOM drive circuit 24 each constitute a second circuit block processing the processing results by this first circuit block and operating by the second power supply voltage.

(2) Operation of Embodiment

[0056] In the above-described configuration, in this liquid crystal display apparatus 11 (Fig. 3), the gradation data D1 instructing the gradation of the respective pixels is inputted from the controller relating to drawing or the like in the order of raster scanning, and this gradation data D1 is sequentially sampled by the shift register 20 in the horizontal drive circuit 17 to be collected on a line basis and transferred to the digital-analog conversion circuit 21. The gradation data D1 is converted to an analog signal by the digital-analog conversion processing in this digital-analog conversion circuit 21, and this analog signal drives the respective signal lines LS of the display unit 16. Accordingly, in the liquid crystal display apparatus 11, the respective pixels of the display unit 16 sequentially selected by the control of the gate lines LG by the vertical drive circuit 18 are driven by the horizontal drive circuit 17 to display an image according to the gradation data D1 on the display unit 16.

[0057] In the horizontal drive circuit 17 driving the signal lines LS of the display unit 16 in this manner (Fig. 4), the generated reference voltage is resistively divided by the resistance block 8 in the reference voltage generating circuit 31 to generate the reference voltages V1 to V30 corresponding to the respective gradations of the gradation data D1, and in the reference voltage selectors 35, these reference voltages V1 to V30 are selected according to the respective pieces of gradation data D1. Accordingly, the gradation data D1 is subjected to the digital-analog conversion processing and this digital-analog conversion processing result is supplied to the signal lines LS via the buffer circuit unit 22.

[0058] In such digital-analog conversion processing, in the liquid-crystal display apparatus 11, the switch circuits 32, 33 switches the output voltage complementarily according to the output of the timing generating circuit 19, so that the polarity of the applied voltage to the resistance block 8 is switched every horizontal scanning cycle, by which the polarity of the generated reference voltage is switched every horizontal scanning cycle. Furthermore, in the CS drive circuit 23 and the VCOM drive circuit 24 (Figs. 8 and 9), similarly, the output voltages are switched complementarily by the switch circuits 60, 61 and the switch circuits 65, 66 according to the output of the timing generating circuit 19, so that the electrode potential of the storage capacitors 14 and the electrode potential of the liquid crystal cells 12 are switched to pre-

determined potentials every horizontal scanning, respectively. Accordingly, in the liquid crystal display apparatus 11, the display unit 16 is driven by so-called line inversion, and precharge processing is executed corresponding to this line inversion and the respective liquid crystal cells 12 are prevented from deteriorating.

[0059] In the liquid crystal display apparatus 11, the power supply of 3 [V] is inputted by the external input, and in the DC-DC converter 25, the power supplies of 6 [V] and -3 [V] are generated from this power supply by external input. In the liquid crystal display apparatus 11, the timing generating circuit 19 operates at high speed by the voltage 6 [V] to generate timing signals of the respective blocks, while the reference voltage generating circuit 31, the CS drive circuit 23, and the VCOM drive circuit 24, which receive the input of the timing signals which are processing results of this timing generating circuit 19, operate by the power supply of 3 [V], thereby reducing the whole power consumption.

[0060] In the liquid crystal display apparatus 11, in the reference voltage generating circuit 31, the CS drive circuit 23, and the VCOM drive circuit 24 which receive the input of such timing signals from the timing generating circuit 19, the respective switch circuits 32, 33, 60, 61, 65, 66 are composed of the switch circuits 32A, 33A, 60A, 61A, 65A, 66A composed of PMOS transistors and the switch circuits 32B, 33B, 60B, 61B, 65B, 66B composed of NMOS transistors, which are active elements performing on-off operation complementarily, and each of the active elements receives the input of one control signal. Thus, whichever level the level of the output from the timing generating circuit 19 is, in the respective switch circuits 32, 33, 60, 61, 65, 66, a case where the respective active elements are simultaneously in an on-state can be surely prevented.

[0061] Thus, in the liquid crystal display apparatus 11, even when the operation of the DC-DC converter 25 is completely stopped to stop the power supply to the circuit block of the power supply voltage 6 [V], through-currents can be prevented from occurring in the interface between the circuit block of the power supply voltage 6 [V] and the circuit block of the power supply voltage 3 [V]. Accordingly, in the liquid crystal display apparatus 11, when the switching of the operation to the deep standby mode is instructed by the upper controller, the DC-DC converter 25 completely stops the operation to stop the power supply to the timing generating circuit 19 which is a circuit block of the power supply voltage 6 [V], which further reduces the power consumption as compared with the conventional art. More specifically, as in the conventional deep standby mode, when the power supply of 6 [V] is made to fall to 3 [V], leak current by the power supply voltage 3 [V] still continues to flow through the circuit block of the power supply voltage 6 [V], while in this liquid crystal display apparatus 11, the power supply of 6 [V] is made to fall completely, which can prevent such leak current and further reduce the power consumption as compared with the conventional art.

[0062] However, in this manner, although the through-currents in the respective switch circuits 32, 33, 60, 61, 65, 66 can be prevented, there occurs a case where the output potentials of the respective switch circuits 32, 33, 60, 61, 65, 66 rise, by which there arises the possibility that unintended display is displayed on the display unit 16 and further that in the deep standby mode, a degree of electric field may continue to be applied to the liquid crystal cells 12 and the storage capacitors 14.

[0063] Therefore, in the liquid crystal display apparatus 11 (Fig. 5), in the buffer circuits 41A, 41B, 63, 64, 67, 68, of the timing generating circuit outputting the switching signals of these switch circuits 32, 33, 60, 61, 65, 66, the output levels of the buffer circuits 41A, 41B, 63, 64, 67, 68 are set by the level setting circuit 47 so that the output levels of these switch circuits 32, 33, 60, 61, 65, 66 become predetermined levels. As a presumption of such level setting by the level setting circuit 47, as to the inverter at the last stage, the power supply for operation is switched by the fall of the power supply voltage of 6 [V] by the power supply switching circuit 46.

[0064] More specifically, in the buffer circuits 41A, 41B, 63, 64, 67, 68, the switching signals are outputted to the respective switch circuits 32, 33, 60, 61, 65, 66 via the inverter composed of the transistors Q1 and Q2 and the inverter composed of the transistors Q3 and Q4 in order, so that the inverter composed of the transistors Q1 and Q2 operates by the power supply voltage 6 [V], while the inverter composed of the transistors Q3 and Q4 is connected to the power supplies of 6 [V] and 3 [V] via the transistors Q5 and Q6, respectively.

[0065] In the buffer circuits 41A, 41B, 63, 64, 67, 68, in the normal operation state, these transistors Q5 and Q6 are held in an on-state and an off-states, respectively, so that the inverter composed of the transistors Q3 and Q4 operates by the power supply voltage 6 [V] in this case and outputs the switching signals to the respective switch circuits 32, 33, 60, 61, 65, 66. In contrast, in the deep standby mode, the transistors Q5 and Q6 switch the operation to an off-state and to an on-state, respectively, so that in the inverter composed of the transistors Q1 and Q2 at the previous stage, the operation is stopped by the fall of the power supply of 6 [V], while in the inverter composed of the transistors Q3 and Q4 at the last stage, the power supply voltage is switched to 3 [V] and the operation state is held.

[0066] In this state, in the inverter composed of the transistors Q3 and Q4, the input level is held at 0 level by the setting by the transistor Q8, and as a result, the output of the switch circuits 32, 33, 60, 61, 65, 66 is held at 0 level. Thus, in the liquid crystal display apparatus 11, various adverse effects due to the fall of the power supply voltage, such as unintended display on the display unit 16 and continued application of a degree of electric field to the liquid crystal cells 12 and the storage capacitors 14, can be effectively avoided.

(3) Effects of Embodiment

[0067] According to the above-described configuration, the processing results from the circuit block on the side of the higher power supply voltage are inputted into the side of the lower power supply voltage through the active elements performing on-off operation complementarily and by the fall of the power supply voltage on this higher side, the output of the active elements is set to a predetermined level, so that in the deep standby mode, the power consumption can be further reduced.

[0068] More specifically, the circuit block on the side of this lower power supply voltage is the reference voltage generating circuit that generates a plurality of reference voltages by resistively dividing the generated reference voltage by the resistance block and is the reference voltage selector that selectively outputs the plurality of reference voltages according to the gradation data indicating the gradation of the pixels. The active elements performing on-off operation complementarily are active elements of the switch circuits that switch the polarity of the generated reference voltage by supplying the output to the resistance block and switching the terminal voltage of the resistance block by one processing result. Therefore, for example, as to the digital-analog conversion processing relating to line inversion, the power consumption in the deep standby mode can be further reduced.

[0069] Furthermore, the circuit block on the side of the lower power supply voltage is the drive circuit that switches the electrode potential of the storage capacitors each provided in a pixel, and the active elements performing on-off operation complementarily are active elements which switch the electrode potential of these storage capacitors. Therefore, as to the switching of the electrode potential of the storage capacitors, the power consumption in the deep standby mode can be further reduced.

[0070] Furthermore, the circuit block on the side of the lower power supply voltage is the drive circuit that switches the electrode potential of the liquid crystal cells, and the active elements performing on-off operation complementarily are active elements which switch the electrode potential of these liquid crystal cells. Therefore, as to switching of the electrode potential of the liquid crystal cells, the power consumption in the deep standby mode can be further reduced.

[0071] Furthermore, the circuit block on the side of the higher power supply voltage relating to the drive of these active elements is provided with the first inverter which operates by the first power supply voltage of 6 [V] to output the first processing results, the second inverter which outputs the output of the first inverter to the second circuit block, and the power supply switching circuit 46 which, by the fall of the first power supply voltage, switches the power supply voltage of the second inverter from the first power supply voltage to the second power supply voltage which is 3 [V]. Further, the input level of the second inverter is set by the level setting circuit 47 to hold the output of the active elements at a predetermined level,

so that the output level of the active elements can be set variously not to cause various inconveniences in the circuit blocks at the latter stage, which can prevent various inconveniences and reduce the power consumption.

[0072] Producing the above-described first power supply voltage in the DC-DC converter which is a built-in power supply circuit can simplify the external configuration of the liquid crystal display apparatus.

(4) Other Embodiments

[0073] In the above-described embodiment, in the buffer circuits, the case where the power supply voltage of the inverter at the last stage is switched to 3 [V] and this inverter input is set by the level setting circuit is described. However, the present invention is not limited to this, and for example, various techniques such as a case where the level of this inverter output is directly set by the level setting circuit can be applied as level setting methods.

[0074] Furthermore, in the above-described embodiment, the case where the operation is performed by 6 [V] and 3 [V] is described, the present invention is not limited to this, but can be widely applied to a case where the operation by power supply voltages of a plurality of systems is performed.

[0075] Furthermore, in the above-described embodiment, in the liquid crystal display apparatus, although the case where the processing results from the circuit block of the different power supply voltage in the circuits blocks relating to the digital-analog conversion processing and the precharge processing are inputted and processed is described. However, the present invention is not limited to this and can be widely applied, for example, to a case where in the shift register circuit or the like, the gradation data is transmitted and received between circuit blocks of different power supply voltages, or the like.

[0076] Furthermore, in the above-described embodiment, although the case where the present invention is applied to the flat display apparatus composed of the TFT liquid crystal in which the display unit and the like are formed on the glass substrate is described. However, the present invention is not limited to this and can be widely applied to various types of a flat display apparatus such as various types of liquid crystal display apparatus including a CGS (Continuous Grain Silicon) liquid crystal or the like and further an EL (Electro Luminescence) display apparatus. Furthermore, the present invention is not limited to such flat display apparatus, but can be widely applied to various integrated circuits composed of TFT or the like.

INDUSTRIAL APPLICABILITY

[0077] The present invention can be applied, for example, to a liquid crystal display apparatus in which drive circuit is formed integrally on an insulating substrate.

Claims

1. A flat display apparatus in which a display unit formed by arranging pixels in a matrix and a drive circuit driving the display unit are formed integrally on a substrate, **characterized in that:**

the drive circuit has a first circuit block operating by a first power supply voltage and a second circuit block operating by a second power supply voltage, which is lower than the first power supply voltage, for processing a processing result by the first circuit block;
the second circuit block receives an input of one processing result of the first circuit block at an active element performing on-off operation complementarily; and
the first circuit block has a level setting circuit for setting a level of the one processing result so as to hold an output of the active element at a predetermined level by a fall of the first power supply voltage.

2. The flat display apparatus according to claim 1, **characterized in that:**

the second circuit block is a reference voltage generating circuit for generating a plurality of reference voltages by resistively dividing a reference voltage by a resistance block, and a reference voltage selector for selectively outputting the plurality of reference voltages according to gradation data showing gradation of the pixels; and
the active element performing on-off operation complementarily is an active element of a switch circuit for switching a polarity of the generated reference voltage by outputting the output to the resistance block to switch a terminal voltage of the resistance block according to the one processing result.

3. The flat display apparatus according to claim 1, **characterized in that:**

the second circuit block is a drive circuit for switching electrode potential of a storage capacitor provided in each of the pixels; and
the active element performing on-off operation complementarily is an active element for outputting the output to the storage capacitor to switch the electrode potential according to the one processing result.

4. The flat display apparatus according to claim 1, **characterized in that:**

the second circuit block is a drive circuit for

switching electrode potential of liquid crystal cells of the pixels; and
the active element performing on-off operation complementarily is an active element for outputting the output to the liquid crystal cells to switch the electrode potential according to the one processing result.

5. The flat display apparatus according to claim 1 **characterized in that:**

the first circuit block has a first inverter operating by the first power supply voltage for outputting the first processing result, a second inverter for outputting the output of the first inverter to the second circuit block, and a power supply switching circuit for switching a power supply voltage of the second inverter from the first power supply voltage to the second power supply voltage by a fall of the first power supply; and
the level setting circuit holds the output of the active element at a predetermined level by setting of an input level of the second inverter.

6. The flat display apparatus according to claim 1, **characterized by comprising:**

a power supply circuit for generating a power supply by the first power supply voltage from a power supply by the second power supply voltage, wherein
the power supply by the second power supply voltage is supplied externally.

7. An integrated circuit having a first circuit block operating by a first power supply voltage and a second circuit block operating by a second power supply voltage, which is lower than the first power supply voltage, for processing a processing result by the first circuit block, **characterized in that:**

the second circuit block receives an input of one processing result of the first circuit block at an active element performing on-off operation complementarily; and
the first circuit block has a level setting circuit for setting a level of the one processing result so as to hold an output of the active element at a predetermined level by a fall of the first power supply voltage.

FIG. 1




FIG. 2




FIG. 3




FIG. 4.




FIG. 5




FIG. 6




FIG. 7




FIG. 8





FIG. 9



1, 2.....electronic circuit, 3, 4, 41A, 41B, 50, 63, 64, 67, 68.....buffer circuit, 5, 31.....reference voltage generating circuit, 6, 6A, 6B, 7, 7A, 7B, 32, 32A, 32B, 33, 33A, 33B, 60, 60A, 60B, 61, 61A, 61B, 65, 65A, 65B, 66, 66A, 66B.....switch circuit, 8.....resistance block, 11.....liquid crystal display apparatus, 12.....liquid crystal cell, 13, Q1 to Q8.....transistor, 14.....storage capacitor, 16.....display unit, 17.....horizontal drive circuit, 18.....vertical drive circuit, 19.....timing generating circuit, 20.....shift register, 21..... digital-analog conversion circuit, 22.....buffer circuit unit, 23.....CS drive circuit, 24.....VCOM drive circuit, 25.....DC-DC converter, 31.....reference voltage generating circuit, 35.....reference voltage selector, 46.....power supply switching circuit, 47.....level setting circuit, 48.....inverter, 49.....level shift circuit

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2004/009905

A. CLASSIFICATION OF SUBJECT MATTER Int.Cl ⁷ G09G3/36, 3/20, G02F1/133		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) Int.Cl ⁷ G09G3/36, 3/20, G02F1/133		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Jitsuyo Shinan Koho 1922-1996 Jitsuyo Shinan Toroku Koho 1996-2004 Kokai Jitsuyo Shinan Koho 1971-2004 Toroku Jitsuyo Shinan Koho 1994-2004		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	JP 2001-83944 A (NEC IC Miconsystem Kabushiki Kaisha), 30 March, 2001 (30.03.01), Par. Nos. [0030] to [0053]; Figs. 1 to 7 & EP 1083540 A2 & TW 479217 A & KR 2001030350 A	1, 3-7
Y	JP 2000-321642 A (Fuji Photo Film Co., Ltd.), 24 November, 2000 (24.11.00), Par. No. [0020] (Family: none)	1, 3-7
A	JP 7-271323 A (Hitachi, Ltd.), 20 October, 1995 (20.10.95), Par. No. [0023] (Family: none)	2
☒ Further documents are listed in the continuation of Box C. ☐ See patent family annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search 04 October, 2004 (04.10.04)		Date of mailing of the international search report 19 October, 2004 (19.10.04)
Name and mailing address of the ISA/ Japanese Patent Office		Authorized officer
Facsimile No.		Telephone No.

Form PCT/ISA/210 (second sheet) (January 2004)

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2004/009905

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 2-210492 A (Matsushita Electric Industrial Co., Ltd.), 21 August, 1990 (21.08.90), Full text; all drawings (Family: none)	1-7

Form PCT/ISA/210 (continuation of second sheet) (January 2004)

专利名称(译)	平板显示装置和集成电路		
公开(公告)号	EP1646034A4	公开(公告)日	2008-12-24
申请号	EP2004747373	申请日	2004-07-06
[标]申请(专利权)人(译)	索尼公司		
申请(专利权)人(译)	索尼公司		
当前申请(专利权)人(译)	索尼公司		
[标]发明人	KIDA YOSHITOSHI NAKAJIMA YOSHIHARU		
发明人	KIDA, YOSHITOSHI NAKAJIMA, YOSHIHARU		
IPC分类号	G09G3/36 G09G3/20 G02F1/133		
CPC分类号	G09G3/3696 G09G3/3614 G09G3/3648 G09G3/3688 G09G2300/0408 G09G2300/0876 G09G2310/027 G09G2330/02 G09G2330/021 G09G2330/022		
优先权	2003272250 2003-07-09 JP		
其他公开文献	EP1646034A1		
外部链接	Espacenet		

摘要(译)

例如，本发明应用于液晶显示装置，其中驱动电路整体形成在绝缘基板上，其中来自较高电源电压侧的电路块41A，41B的处理结果输入到侧面通过有源元件互补地执行开关操作的较低电源电压，并且通过在该较高侧上的电源电压的下降，将这些有源元件的输出设置为预定电平。