

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
5 January 2006 (05.01.2006)

PCT

(10) International Publication Number
WO 2006/000965 A1

(51) International Patent Classification⁷: **G09G 3/36**

(21) International Application Number:
PCT/IB2005/051995

(22) International Filing Date: 17 June 2005 (17.06.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
04102882.0 22 June 2004 (22.06.2004) EP

(71) Applicant (for all designated States except US): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL];
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **VAN DALFSEN, Age, J.** [NL/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). **SEVO, Aleksandar** [YU/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(74) Agents: **GROENENDAAL, Antonius, W., M.** et al.;
Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL,

SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:


— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: DRIVING LIQUID CRYSTAL DISPLAY WITH A POLARITY INVERSION PATTERN



(57) Abstract: This invention relates to driving a liquid crystal display with a polarity inversion. The liquid crystal display panel (98) comprises a matrix of pixels (52, 62, 72), which is driven with a sequence of image frames. The method comprises driving the pixels during a first frame (n-1) with a first polarity pattern; driving the pixels with exception of a first set of pixels (54, 66, 74) during a second frame (n) with an inverted polarity pattern; and driving the first set of pixels (54, 66, 74) with the inverted polarity pattern during a third frame (n+1).

WO 2006/000965 A1

Driving liquid crystal display with a polarity inversion pattern

Field of invention

This invention relates to driving a matrix of pixels with a polarity inversion scheme. In particular, this invention relates to preventing image sticking or image retention on an active matrix liquid crystal display device.

5

Background of invention

An active matrix device, such as described in US 6,469,684, which hereby is incorporated in the present specification by reference, comprises an inversion circuitry coupled to drive signals, which inversion circuitry has at least one Cole sequence generator providing random, semi-random, or pseudo-random sequence patterns of the matrix. The Cole sequence generator provides a sequence of inversion patterns of pixel biasing over several frames. Over time each pixel is presented with a substantially equal number of positive and negative drive levels to prevent the generation of undesirable display artifacts that might occur under a direct current bias. The prior-art patent further discloses that when using the Cole sequence generator, it is required to compensate for spatial related errors such as long strings of pixels biased positively or negatively thereby generating display artifacts, or spatial related errors such as flicker caused if groups of pixels change near each other in time. These errors are compensated by having a rapidly changing inversion pattern, which does not repeat often.

10
15
20

Generally for television applications, however, pixel biasing is reversed once per frame, that is, with a frequency equal to a display refresh rate and synchronous with a video signal. A non-zero DC-component causes electroplating of ion impurities in the liquid crystal in the electrodes, which is a major source for image retention or image sticking. This problem is particularly encountered in no de-interlace or poor de-interlace television applications of active matrix liquid crystal displays.

25

Summary of the invention

An object of the present invention is to provide driving a matrix of pixels with a polarity inversion pattern, which further reduces image sticking. The invention is defined by the independent claims. The dependent claims define advantageous embodiments.

5 When reversing once per frame a regular polarity pattern for an interlaced television signal, then the first polarity pattern is, for example, applied to odd frames of the television signal, while the inverted polarity pattern is linked with the even frames of the television signal. As the content of odd and even frames may be different, pixels may be driven for a number of frames with, for example, a large voltage driving odd frames in
10 combination with a positive polarity, and a small voltage during even frames in combination with a negative polarity. As a result, the pixel is driven with a non-zero DC component causing image retention after some time.

 By excluding the first set of pixels from being driven with the inverted polarity pattern, during the second frame, which means that this set of pixels is driven with the first
15 polarity pattern during this second frame, the regular scheme of inverting the pattern for subsequent frames is interrupted for this first set of pixels. By continuing again inverting the polarity pattern during the third frame, effectively the regular scheme of inverting the pattern for subsequent frames is resumed again, however, now with an opposite polarity with respect to the odd and even frames. As a result, any non-zero DC-component built-up before the
20 second frame due to stationary differences between the content of odd and even frames, is compensated from the second frame onwards because the polarity of the odd and even frames is reversed. Hence, even for television signals with poor or no de-interlacing image sticking is reduced.

 By driving the pixels with subsequent exception of mutually different sets of
25 pixels in subsequent frames with the inverted pattern, the polarity scheme for odd and even frames is subsequently reversed for all pixels of the matrix of pixels. This provides a fully controlled polarization inversion scheme limiting charge build up on pixels in the temporal domain.

 For case of implementation, the first set of pixels may comprise neighboring
30 pixels in one or more rows or columns of the matrix of pixels, the subsequently excepted sets of pixels may be subsequent, neighboring sets of pixels, and/or the first set of pixels may be one or more entire rows or columns.

If the first set of pixels and the mutually different sets of pixels each comprise less than half of the total amount of pixels in the matrix, a flicker effect caused by the change of the polarity scheme is reduced.

The matrix of pixels may be a matrix of Liquid Crystal Display pixels, or any other matrix display showing the phenomenon of building up a non-zero DC-component.

The driving circuitry may be formed by an integrated circuit, or by a group of integrated circuits which may have peripheral components.

The display product may be a television receiver, a monitor, a projector, or any other product with a display device.

The video processing circuitry converts an external input signal, for example, from an antenna or from an external input device such as a DVD-player or computer coupled to the product, into a format suitable for driving the display device.

A particular feature of the present invention relates to a video signal manipulating circuit for compensating for biasing difference. This feature reduces the visibility of the change of the polarity pattern caused by the relatively slow response of especially Liquid Crystal Display pixels to drive signals.

Usually, this response is partially compensated by so called "overdrive" as, for example, disclosed in US 5,495,265. To compensate, however, for the change of the polarity pattern an opposite correction is required, which may be called "under-drive". This required correction may be obtained by measuring the behavior of the matrix of pixels for the available transitions of grey levels of the pixels, storing the required corrections of the transitions, and applying these corrections in case a change of polarity scheme takes place. This approach is similar to the approach described in US 5,495,265 and is therefore not further detailed in this application.

In an embodiment the available overdrive circuitry or software is used to provide the underdrive: in case a change of polarity scheme for a pixel, the required correction is retrieved, for example, from look-up table and/or via a formula, and the correction is combined with the overdrive correction, so as to provide the correct drive signal to the pixel.

These and other aspects of the present invention are apparent from and will be elucidated with reference to the embodiments described hereinafter.

Brief description of the drawings

The invention is described further by way of example only with reference to the appended drawings, wherein:

Fig. 1 shows a graph of a prior art driving voltage for a pixel versus time;

5 Fig. 2 shows a prior art polarity inversion scheme over time;

Fig. 3 shows a graph of a prior art driving voltage for a pixel versus time, which driving voltage comprises a DC offset component, for example, due to no or a bad de-interlacer;

10 Fig. 4 shows a graph of a driving voltage for a pixel versus time according to a first embodiment of the present invention;

Fig. 5 shows a polarity inversion scheme according to the first embodiment of the present invention over time;

Fig. 6 shows a polarity inversion scheme according to a second embodiment of the present invention over time;

15 Fig. 7 shows a polarity inversion scheme according to a third embodiment of the present invention over time;

Fig. 8 shows a graph of the driving voltage across a pixel over time according to the first through third embodiment of the present invention; and

20 Fig. 9 shows a block diagram of a compensation circuitry according to the first through third embodiment of the present invention.

Detailed description of preferred embodiments

25 Fig. 1 shows a graph of a prior art driving voltage 10 as function of time t during three frames $n-1$, n , and $n+1$ and defining a series of alternating pulses 12, 14, 16 causing a charging and discharging pixel voltage 18. The response of the pixel voltage 18, during excitation by pulses 12, 14, and 16 is dependent on driver output resistance, the resistance of the indium tin oxide (ITO) layer, and the drain-source resistance of the field effect transistor (FET) together with the storage capacitance, capacitance of the liquid crystal
30 cell and the distributed capacitance of the ITO layer. The total resistance in combination with the total capacitance results in a slow response of the pixel voltage 18 to a drive signal formed by the alternating pulse 12, 14, 16.

Fig. 2 shows a prior art polarity inversion scheme for a matrix of pixels 20. The scheme shows the polarity pattern for a number of frames $n-1$, n , $n+1$. The polarity for

each pixel in subsequent frames $n-1$, n , $n+1$ is indicated with "+" and "-". The polarity of the pixels in the matrix 20 alternates between neighboring pixels in a column 22 (and all other columns) as well as in a row 24 (and any other row). In addition, each pixel of the matrix 20 alternates in polarity between frames.

5 The term "scheme" is in this context to be construed as a method or procedure implemented to be performed in a system utilizing hard- and/or software.

Fig. 3 shows a graph of a prior art driving voltage 30 for a pixel inverting polarity between each frame, wherein the pixel receives a changing video signal causing a DC offset 32. Depending on the level and shape of the driving voltage 30 it requires a couple
10 of frames for the DC offset 32 to cause visible image retention.

Fig. 4 shows a graph of a driving voltage 40 for a pixel as function of time t according to a first embodiment of the present invention, which driving voltage 40 has an alternating polarity during a predefined number of frames, exemplified by reference numerals 42a through 42d. Thereafter, the driving voltage 40 has an inverted polarity inversion scheme
15 and repeats the polarity of frame 42d in frame 42e. This introduces a shift or a polarity alternation of a DC offset 44, thereby compensating for charge building up across a pixel for an extended period of time, since the DC offset 44 averages zero over time. Consequently, the driving voltage 40 according to the present invention prevents image retention on a liquid crystal display.

20 Fig. 5 shows a polarity inversion scheme 50 according to the first embodiment of the present invention for a matrix of pixels 52. The polarity for each pixel in subsequent frames $n-1$, n , $n+1$ and $n+2$ is indicated with "+" and "-". The polarity of the pixels in the matrix 52 alternates between neighboring pixels in a row 54 as well as in a column 56 during a frame $n-1$. The polarity inversion scheme 50 inverts polarity of pixels between frames
25 except for the row 54 of the matrix 52, during the frame n . In the frame $n+1$ the polarity inversion scheme 50 inverts the polarity of pixels, except for the pixels of row 56, and in the frame $n+2$ the polarity inversion scheme 50 inverts the polarity of the pixels, except for the pixels of row 58. The polarity inversion scheme 50 thus excepts rows in the matrix 52 in a scrolling fashion, which may be continuous. The frequency of the alternation of the DC
30 offset, shown in Fig. 4 as reference numeral 44, in the polarity inversion scheme 50 is determined by the number of rows in the matrix 52 and in the first embodiment the frequency is equal to the number of rows excepted times frame frequency divided by the total number of rows in the matrix.

Fig. 6 shows a polarity inversion scheme 62 according to the second embodiment of the present invention wherein the polarity inversion scheme excluding rows subsequently in subsequent frames is performed on a plurality of rows 66, 68 of a matrix of pixels 64 for frames $n-1$, n , $n+1$, $n+2$. The number of rows maintaining the same polarity in two consecutive frames should be less than a half of a total number of rows of the matrix, otherwise the frequency of polarity inversion on a pixel in the matrix 64 is smaller than the half of the frame frequency, and this may lead to visible large area flicker.

Fig. 7 shows a polarity inversion scheme 70 according to the third embodiment of the present invention, wherein the polarity inversion scheme excluding a row or a plurality of rows is not restricted to a number of rows, but may also be applied rather to a number of consecutive pixels 74, 76. The polarity inversion exception is in an alternative embodiment not even restricted to consecutive pixels. In fact, it is only important to make a driving voltage, shown in Fig. 4 as reference numeral 40, for each pixel in a matrix 72. However, having the polarity inversion exception restricted to consecutive pixels provides a cheaper hardware solution.

During a change of the polarity inversion scheme, so when excluding a row, a plurality of rows, or pixels as described with reference to above figures, the light output of a liquid crystal display slightly increases for a normally black display and decreases for a normally white display. This difference 80 in light output, which is shown in Fig. 8, is visible and should be compensated. The difference 80 is caused by the slow response of the pixel to the drive signal as explained with reference to Fig. 1.

Fig. 8 shows a graph of driving voltage 82 according to the first through third embodiment of the present invention, during three frames $n-1$, n , and $n+1$, and a series of driving pulses 84, 86, 88. The driving pulses 84, 86, 88, cause a charging and discharging pixel voltage 90. Repeated pulse of a same polarity, such as pulses 84, 86 cause the difference 80 in the pixel voltage 90.

The difference 80 is, according to the first embodiment, compensated in the digital domain by manipulating video data to the display via compensation circuitry. Alternatively, the difference 80 may be compensated in the analogue domain, for example, in the column drivers, but this solution requires additional complex circuitry.

Fig. 9 shows a block diagram of a compensating unit 92 of a liquid crystal display driving system according to the first through third embodiment of the present invention. The compensating unit 92 comprises a switching unit 94 controlled by a pixel voltage polarity controller 96. The pixel voltage polarity controller 96 controls the switching

unit 94, thereby controlling the pixel driving voltage for each pixel in a matrix of pixels in a liquid crystal display panel 98. Further, it controls the polarity of the pixels through the signal 106. When a change of the polarity inversion scheme takes place, the controller 96 controls the switching unit 94 to couple a video data manipulator 100 between a video input 102 for receiving a video content and video data output 104 of the compensating unit 92 for the concerned pixels in the matrix which are excepted in a polarity inversion. The video data manipulator 100 compensates for the voltage difference caused by the change of the polarity inversion scheme in combination with the slow response of the pixel voltage. As mentioned before, this compensation in the form of "underdrive" may be realized in a similar way as overdrive as disclosed in US 5,495,265, so needs no further elaboration here.

It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. Use of the verb "comprise" and its conjugations does not exclude the presence of elements or steps other than those stated in a claim. The article "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. The invention may be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the device claim enumerating several means, several of these means may be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

CLAIMS:

1. A method (50, 62, 70) for driving a matrix of pixels with a sequence of image frames, the method comprising driving the pixels during a first frame (n-1) with a first polarity pattern; driving the pixels with exception of a first set of pixels (54, 66, 74) during a second frame (n) with an inverted polarity pattern; and driving the first set of pixels (54, 66,
5 74) with the inverted polarity pattern during a third frame (n+1).
2. A method (50, 62, 70) according to claim 1, wherein said first set of pixels (54, 66, 74) comprises neighboring pixels in one or more rows (54) of pixels or in one or more columns (56) of pixels in said matrix of pixels.
10
3. A method (50, 62, 70) according to claim 1, further comprising driving the pixels with subsequent exception of mutually different sets of pixels (68, 76) in subsequent frames (n+1) with the inverted polarity pattern compared to a previous frame.
- 15 4. A method (50, 62, 70) according to claim 3, wherein said mutually different sets of pixels (68, 76), which are subsequently excepted, are subsequent, neighboring sets of pixels.
5. A method (50, 62, 70) according to claim 3, wherein the first and the mutually
20 different sets of pixels (54, 66, 74, 68, 76) each comprise a substantially equal amount of pixels.
6. A method (50, 62, 70) according to claim 3, wherein said first and mutually different sets of pixels (54, 66, 74, 68, 76) each comprise an amount of pixels less than half
25 of the total amount of pixels in said matrix of pixels (52, 64, 72).
7. A method (50, 62, 70) according to claim 1, wherein said first set of pixels (54, 66, 74, 68, 76) comprises one or more entire rows (54, 66, 74) of pixels in said matrix of pixels (52, 64, 72).

8. A method (50, 62, 70) according to claim 1, further comprising compensating for a biasing difference (80) of said first set of pixels during said second frame (n) caused by a response time of the first set of pixels.

5 9. A method (50, 62, 70) according to claim 8, wherein said compensating comprises adjusting a bias of a driver of said first set of pixels.

10. A method (50, 62, 70) according to claim 8, wherein said compensating comprises adjusting a video content of said first set of pixels (54, 66, 74) during said second
10 frame (n).

11. Driving circuitry for a display device comprising a matrix of pixels, the driving circuitry comprising means for driving the pixels during a first frame (n-1) with a first polarity pattern, for driving the pixels with exception of a first set of pixels (54, 66, 74)
15 during a second frame (n) with an inverted polarity pattern, and for driving the first set of pixels (54, 66, 74) with the inverted polarity pattern during a third frame (n+1).

12. A display device comprising a display panel with a matrix of pixels; and the driving circuitry as claimed in claim 11.

20

13. A display product comprising the display device of claim 12, and video processing circuitry.

1/3




FIG. 1




FIG. 2




FIG. 3

2/3




FIG. 4




FIG. 5




FIG. 6

3/3




FIG. 7




FIG. 8




FIG. 9

INTERNATIONAL SEARCH REPORT

International Application No

PCT/IB2005/051995

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 G09G3/36

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No
X	US 2003/011583 A1 (YAMAZAKI KATSUNORI) 16 January 2003 (2003-01-16) figures 1,20 paragraphs '0002!, '0194! - '0198! -----	1-13
X	US 2002/089485 A1 (YOUN WON-BONG) 11 July 2002 (2002-07-11) figures 3,4 paragraphs '0046! - '0064! -----	1,2,7-13



Further documents are listed in the continuation of box C.



Patent family members are listed in annex

* Special categories of cited documents

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *G* document member of the same patent family

Date of the actual completion of the international search

6 September 2005

Date of mailing of the international search report

20/09/2005

Name and mailing address of the ISA

European Patent Office, P B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Ladiray, O

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/IB2005/051995

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 2003011583	A1	16-01-2003	JP	2003084734 A	19-03-2003
US 2002089485	A1	11-07-2002	KR	2002039898 A	30-05-2002
			JP	2002196731 A	12-07-2002
			TW	494380 B	11-07-2002

专利名称(译)	驱动具有极性反转图案的液晶显示器		
公开(公告)号	EP1761912A1	公开(公告)日	2007-03-14
申请号	EP2005748180	申请日	2005-06-17
[标]申请(专利权)人(译)	皇家飞利浦电子股份有限公司		
申请(专利权)人(译)	皇家飞利浦电子N.V.		
当前申请(专利权)人(译)	皇家飞利浦电子N.V.		
[标]发明人	VAN DALFSEN AGE J SEVO ALEKSANDAR		
发明人	VAN DALFSEN, AGE, J. SEVO, ALEKSANDAR		
IPC分类号	G09G3/36		
CPC分类号	G09G3/3614 G09G2320/0204		
优先权	2004102882 2004-06-22 EP		
外部链接	Espacenet		

摘要(译)

本发明涉及驱动具有极性反转的液晶显示器。液晶显示板 (98) 包括像素矩阵 (52,62,72) , 其由一系列图像帧驱动。该方法包括在具有第一极性图案的第一帧 (n-1) 期间驱动像素;在具有反转极性图案的第二帧 (n) 期间, 除了第一组像素 (54,66,74) 之外驱动像素;在第三帧 (n + 1) 期间以反转的极性模式驱动第一组像素 (54,66,74) 。