(19) Europäisches Patentamt
European Patent Office
Office européen des brevets

(11) EP 1 643 482 A1

(12) **EUROPEAN PATENT APPLICATION**
published in accordance with Art. 158(3) EPC

(43) Date of publication:
05.04.2006 Bulletin 2006/14

(21) Application number: **04747370.7**

(22) Date of filing: **06.07.2004**

(51) Int Cl.:
G09G 3/36 *(1980.01)* ***H03K 3/356*** *(1980.01)*

(86) International application number:
PCT/JP2004/009902

(87) International publication number:
WO 2005/004102 (13.01.2005 Gazette 2005/02)

(84) Designated Contracting States:
DE FR GB

(30) Priority: **07.07.2003 JP 2003192626**

(71) Applicant: **SONY CORPORATION**
Tokyo 141-0001 (JP)

(72) Inventors:
- **KIDA, Yoshitoshi,**
  c/o SONY CORPORATION
  Shinagawa-ku, Tokyo 1410001 (JP)
- **NAKAJIMA, Yoshiharu,**
  c/o SONY CORPORATION
  Shinagawa-ku, Tokyo 1410001 (JP)

(74) Representative: **Thévenet, Jean-Bruno et al**
Cabinet Beau de Loménie
158, rue de l'Université
75340 Paris Cédex 07 (FR)

(54) DATA TRANSFERRING CIRCUIT AND FLAT DISPLAY DEVICE

(57) The present invention is a data transfer circuit applicable to a liquid crystal display apparatus with a drive circuit formed integral, for example, on an insulation substrate, configured such that only an inverted output of a latch result of a first latch section (41) or only a non-inverted output thereof is data-transferred to a second latch section (42), and that at least during a period of data transfer to the second latch section (42), a power supply voltage of the first latch section (41) is raised.



Fig.4

EP 1 643 482 A1

Description

BACKGROUND OF THE INVENTION

Technical field

[0001] The present invention relates to a data transfer circuit and a flat display device, that can be applied to a liquid crystal display apparatus having a drive circuit formed integrally, for example, on an insulating substrate. According to the present invention, it is configured such that only an inverted output of a latch result of a first latch section or only a non-inverted output thereof is data-transferred to a second latch section, and that at least during a data transfer to the second latch section, a power supply voltage of the first latch section is raised, thereby enabling to simplify a configuration relating to the data transfer, in a construction with TFTs and the like.

Background Art

[0002] Recently, in a liquid crystal display apparatus of a flat display device applicable to a portable terminal such as, for example, PDAs, portable telephones and the like, there has been provided such an arrangement in which a drive circuit of a liquid crystal display panel is formed integral on a glass substrate which is an insulating substrate constituting the liquid crystal panel.

[0003] Namely, FIG. 1 is a block diagram showing this type of a liquid crystal display apparatus. In this liquid crystal display apparatus 1, each pixel is formed with a liquid crystal cell 2, a polysilicon TFT (Thin Film Transistor) 3 as a switching element of this liquid crystal cell 2 and a hold capacitance which is not shown, and a display section 4 of a rectangular shape is formed by arranging each pixel in a matrix. In this liquid crystal display apparatus 1, by disposing a color filter to each pixel formed in the display section 4 as described above, pixels R, G, B in red, green and blue colors are repeated sequentially and cyclically in a horizontal direction, with 240 sets of red, green and blue color pixels R, G and B as one set, pixels in the horizontal direction are formed so as to form the display section 4. In this liquid crystal display unit 1, gradation data R0-R5, G0-G5, B0-B5, each with 6 bits, for indicating gradation of these red, green, blue color pixels R, G, B are inputted simultaneously and in parallel in the order of raster scan, and it is enabled to display a desired image by driving each pixel on the basis of this gradation data D1 (R0-R5, G0-G5, B0-B5).

[0004] In the liquid crystal display apparatus 1, signal lines SL and gate lines SG of the display section 4 are connected to a horizontal drive circuit 5 and a vertical drive circuit 6, respectively. The horizontal drive circuit 5 outputs a drive signal for pixels corresponding to each signal line SL on the basis of the gradation data D1, and the vertical drive circuit 6, in correspondence to an output of the drive signal to the signal line SL by this horizontal drive circuit 5, selects pixels per line unit in the display section 4 by control of the gate lines SG. Thereby, in the liquid crystal display apparatus 1, a desired image is enabled to be displayed by driving each pixel in the display section 4 with these horizontal drive circuit 5 and vertical drive circuit 6.

[0005] More specifically, the horizontal drive circuit 5, as described in Japanese Patent Application Publication No. 2000-242209, by selecting a plurality of reference voltages V0-V63 according to gradation data, is enabled to perform a digital/analog conversion processing of the gradation data D1 and generate a drive signal. That is, in the horizontal drive circuit 5, by means of sampling latch circuits (SL) 8 which are provided corresponding to disposition of pixels in the horizontal directions, by sequentially and cyclically sampling corresponding bits of R0-R5, G0-G5, B0-B5 of the gradation data D1, and by arranging together this gradation data D1 per line unit, they are outputted to reference voltage selectors 9 corresponding thereto. A reference voltage generating circuit 10 generates and outputs a plurality of reference voltages V0-V63 corresponding to each gradation of the gradation data D1. The reference voltage selector 9 selects the reference voltages V0-V63 outputted from this reference voltage generating circuit 10, based on the output data from each sampling latch circuit 8, and outputs a drive signal obtainable by a digital/analog conversion processing of corresponding gradation data D1. A buffer circuit 11 outputs this drive signal to a corresponding signal line SL.

[0006] FIG. 2 is a connection diagram showing a configuration for one bit portion of the sampling latch circuit 8 in the horizontal drive circuit 5 composed as described above. In the sampling latch circuit 8, after latch-holding gradation data D1 in a first latch section 21 at a timing corresponding to a position of a corresponding pixel in the horizontal direction, a latch result of the first latch section 21 is transferred and outputted to a second latch section 22 at a predetermined timing set in a vertical blanking period, thereby arranging the gradation data together per line unit and outputting it to the reference voltage selector 9. Here, with respect to active elements such as a low temperature polysilicon TFT or the like which is formed on an insulating substrate for constructing this type of sampling latch circuit 8 or the like, there is a large dispersion in their characteristics. Therefore, in the sampling latch circuit 8, it is configured to output the latch result to the second latch section 22 with a so-called bi-phase output, by outputting an inverted output of the latch result as well as a non-inverted output thereof so as to ensure a stable and reliable data transfer of the latch result to be secured between the first latch section 21 and the second latch section 22.

[0007] That is, in the first latch section 21 in this sampling latch circuit 8, a CMOS inverter composed of a N-channel MOS (hereinafter referred to as NMOS) and a P-channel MOS (hereinafter referred to as PMOS), a gate and a drain being connected respectively in common therebetween, as well as a CMOS inverter com-

posed of an NMOS transistor Q3 and a PMOS transistor Q4, likewise, a gate and a drain being connected respectively in common therebetween, are provided in parallel between a positive side power supply line of power supply voltage VCC and a negative side power supply line of power supply voltage VSS. In the first latch section 21, an inverter output by means of the transistors Q1 and Q2 is inputted to an inverter composed of the transistors Q3 and Q4. Further, via a PMOS transistor Q5 operating at an inverted signal xsp of a sampling pulse sp, an inverter output by means of the transistors Q3 and Q4 is inputted to the inverter composed of the transistors Q1 and Q2, still further, via a PMOS transistor Q6 operating at a sampling pulse sp, gradation data D1 is inputted to the inverter composed of the transistors Q1 and Q2.

[0008] Thereby, in the sampling latch circuit 8, a CMOS latch cell with a comparator configuration is formed with transistors Q1 to Q6, wherein, as shown in FIGS. 3(A) to 3(D), gradation data D1 is caused to be latched by the sampling pulse sp, and a timing of this latch is configured to be set according to the position of a corresponding pixel in the horizontal direction.

[0009] In the sampling latch circuit 8, an inverted output of a latch result by this first latch section 21 and a non-inverted output thereof are inputted to the second latch section 22, respectively, via transfer switches 24, 25. Here, this transfer switch 24, 25 turns ON-state at a timing, for example, of a rise timing in a horizontal blanking period (FIG. 9 (E)).

[0010] In the second latch section 22, a latch cell is formed with a CMOS inverter composed of an NMOS transistor Q7 and a PMOS transistor Q8, and with a CMOS inverter composed of an NMOS transistor Q9 and a PMOS transistor Q10. An inverted output and a non-inverted output of the latch result inputted via the transfer switches 24, 25 are inputted to the CMOS inverter composed of the transistors Q7, Q8 and to the CMOS inverter composed of the transistors Q9, Q10, respectively. Thereby, the sampling latch circuit 8 is configured to perform data transfer of a latch result of the first latch section 21 at a timing of rise in the horizontal blanking period for latching in the second latch section 22 (FIG. 3.(F)), and to output this latch result via an inverter 26. By way of example, in the second latch section 22, a latch output may be outputted after level-shifting to be suitable for a processing in the following reference voltage selector 9, by setting a positive power supply and a negative power supply appropriately.

[0011] However, in the case of data transfer of the latch result and the like by use of the bi-phase as described above, there is a problem that its configuration becomes complicated in comparison with a data transfer by use of a single phase. If the construction relating to such data transfer can be simplified, an overall configuration can be simplified in accordance therewith, and a so-called narrow bezel can be realized in this type of display apparatuses. Further, power consumption can be reduced.

DISCLOSURE OF THE INVENTION

[0012] The present invention has been contemplated in consideration of the problems described above, and it is intended to propose a data transfer circuit and a flat display apparatus in which the construction relating to data transfer in the configuration thereof with TFTs and the like can be simplified.

[0013] In order to solve the problems described above, the present invention is applied to a data transfer circuit in which an input data is latched in a first latch section, and a latch result of the first latch section is data-transferred to a second latch section for latching therein, in which only an inverted output of the latch result of the first latch section or only a non-inverted output of the latch result is allowed to be data-transferred to the second latch section, and in which at least during the period of data transfer of the latch result from the first latch section to the second latch section, a power supply voltage of the first latch section is caused to rise.

[0014] According to the configuration of the present invention, if only the inverted output of the latch result of the first latch section or only the non-inverted output of the latch result is data-transferred to the second latch section, the configuration thereof can be simplified accordingly in comparison with the case of the data transfer of the latch result using both of the inverted output and the non-inverted result. Further, if it is enabled for the power supply voltage of the first latch section to be raised at least during the period of the data transfer of the latch result from the first latch section to the second latch section, it becomes possible to expand a margin in the data transfer, and thereby enabling to compensate for a decrease in the margin due to the data transfer of the latch result to the second latch section only by use of the inverted output or only by use of the non-inverted output of the latch result, by the merit of the expanded margin, thereby ensuring a stable and reliable data transfer of the latch result.

[0015] Still further, the present invention is applied to a flat display apparatus, which includes: a plurality of latch circuits for sampling gradation data sequentially and cyclically, and distributing the gradation data to a corresponding column; and a digital/analog conversion circuit for setting an output signal level to the corresponding column depending on a latch result of the latch circuit, in which each latch circuit is configured to data-transfer only an inverted output of a latch result of a first latch section or only a non-inverted output of the latch result of the first latch section to a second latch section, and at least during the period of data transfer of the latch result of the first latch section to the second latch section, a power supply voltage of the first latch section is raised.

[0016] Thereby, according to the configuration of the present invention, in the latch circuit of the flat display apparatus, it is enabled to perform data transfer of the latch result stably and reliably with a simplified configuration.

BRIEF DESCRIPTION OF DRAWINGS

[0017]

FIG. 1 is a block diagram showing a configuration of a liquid crystal display apparatus.

FIG. 2 is a connection diagram showing a sampling latch circuit applied to a conventional liquid crystal display apparatus.

FIG. 3 is a time chart for use in the description of operation of the sampling latch circuit shown in FIG. 2.

FIG. 4 is a connection diagram showing a sampling latch circuit according to an embodiment of the present invention.

FIG. 5 is a time chart for use in the description of operation of the sampling latch circuit shown in FIG. 4.

BEST MODE FOR CARRYING OUT THE INVENTION

[0018] A preferred embodiment of the present invention will be described in detail in the following by referring to the accompanying drawings.

(1) First Embodiment

[0019] FIG. 4 is a connection diagram showing, in comparison with that shown in FIG. 2, a configuration for one bit portion of a sampling latch circuit to be applied to a liquid crystal display apparatus according to an embodiment of the present invention. Because this liquid crystal display apparatus according to the embodiment of the present invention is configured same as the liquid crystal display apparatus 1 described with reference to FIGS. 1, 2 except that a configuration of this sampling latch circuit 38 differs therefrom, duplicative description will be omitted.

[0020] In this sampling latch circuit 38, after latching gradation data D1 by the first latch section 41 at a timing corresponding to the disposition of pixels in the horizontal direction, a latch result by this first latch section 41 is transferred to the second latch section 42 at a predetermined timing in a horizontal blanking period for latching therein, and outputting to a reference voltage selector 9 subsequent thereto. This sampling latch circuit 38 executes data transfer of the latch result from the first latch section 41 to the second latch section 42 by use of a single phase, and secures a margin which becomes deficient due to the single phase data transfer to be compensated by raising the power voltage.

[0021] That is, in this sampling latch circuit 38, the first latch section 41 is provided with a CMOS inverter composed of an NMOS transistor Q11 and a PMOS transistor Q12 as well as a CMOS inverter composed of an NMOS transistor Q13 and a PMOS transistor Q14 arranged in parallel between a positive side power supply VH and a negative power supply VSS. In the first latch section 41, an inverter output from the transistors Q11 and Q12 is inputted to the inverter composed of the transistors Q13 and Q14, further via a switching circuit 44 which operates off-action at a sampling pulse sp, an inverter input from the transistors Q11 and Q12 is inputted to the inverter composed of the transistors Q13 and Q14, still further, via a PMOS transistor Q15 which operates on-action at a sampling pulse sp, gradation data D1 is inputted to the inverter composed of the transistors Q11 and Q12.

[0022] Thereby, in the sampling latch circuit 38, a CMOS latch cell is formed with the transistors Q11 to Q15, and as shown in FIGS. 5 (A)-(C), it is configured such that, after fetching gradation data D1 while setting the switch circuit 44 off-state by a sampling pulse sp, the switch circuit 44 is set on-state to hold the gradation data D1 fetched in, and a timing relating to this latch is set in accordance with the position of a corresponding pixel in the horizontal direction.

[0023] Furthermore, in the first latch section 41, by selection of a power supply via a switch circuit 47, a processing relating to this latch is executed in a state of setting to a power supply VDD1 of 2.9 V, which is equal to a power supply relating to a pre-stage circuit. Further, immediately before the data transfer of a latch result to the second latch section 42, a power supply VDD2 at 5.8V, which is higher than the voltage at the time of the latching, is selected, then upon completion of the data transfer, the original power supply VDD1 is selected. Thereby, in this sampling latch circuit 38, at least during the period of data transfer of a latch result from the first latch section 41 to the second latch section 42, it is configured to raise the power supply voltage to secure a margin which drops due to the data transfer of the latch result by use of the single phase.

[0024] Thereby, the first latch section 41 is configured, at a predetermined timing in a horizontal blanking period, to transfer the latch result by expanding the amplitude thereof to the second latch section 42 via a transfer switch 45. In this embodiment, an inverted output is applied to the latch result to be supplied to this data transfer (FIGS. 5 (C) to (E)).

[0025] The second latch section 42 is provided with a CMOS inverter composed of an NMOS transistor Q16 and a PMOS transistor Q17 as well as a CMOS inverter composed of an NMOS transistor Q18 and a PMOS transistor Q19 arranged in parallel between a positive side power supply VDD2 and a negative side power supply VL, thereby forming a latch cell in a comparator circuit construction by these CMOS inverters, then an output from the transfer switch 45 is supplied to this latch cell. Thus, the second latch section 42 is configured to latch the latch result from the first latch section 41, then to output this latch result via an inverter 46.

[0026] Further, the second latch section 42 is enabled to level shift a latch output to be outputted so that the output becomes suitable for processing in the reference voltage selector 9, by setting-up of the negative side power supply VL.

(2) Operation of the Embodiment

[0027] According to this configuration described above, in the liquid crystal display apparatus (FIG. 1), gradation data D1 composed of series of data indicating gradation of each pixel for use of display are inputted to the horizontal drive circuit 5, in which this gradation data D1 are sampled sequentially by the sampling latch circuit 38 and arranged per line unit, then by the reference voltage selector 9 subsequent thereto, a reference voltage V0-V63 is selected in accordance with each gradation data. In the liquid crystal display apparatus 1, a drive signal for driving each pixel is generated by selection of this reference voltage V0 to V63, this drive signal is supplied to the display unit 4 via the signal line SL, and this drive signal is applied to a pixel which is selected by the vertical drive circuit 6. Thereby, in the liquid crystal display apparatus 1, a desired image is displayed by driving each pixel in the display unit 4 in accordance with corresponding gradation data D1.

[0028] In the horizontal drive circuit 5 which drives the display section 4 as described above, in the sampling latch circuit 38 which sequentially and cyclically samples the gradation data D1 as described above (FIG. 4), after each bit of the gradation data D1 being latched in the first latch section 41 at a timing corresponding thereto, the each bit is transferred simultaneously and in parallel to the second latch section 42 to be latched therein at a predetermined timing in a horizontal blanking period via each sampling latch circuit 38, and this latch result is outputted to the reference voltage selector 9. Thereby, in the liquid crystal display apparatus 1, the gradation data D1 is arranged per line unit, and subjected to a digital/analog conversion processing by the reference voltage selector 9.

[0029] In the sampling latch circuit 38, the data transfer from the first latch section 41 to the second latch section 42 is carried out by use of the inverted output of the latch result as described above, thus performing the data transfer of the latch result by use of a single phase, thereby, in comparison with the case of the data transfer by use of a bi-phase, enabling to simplify the configuration. Specifically, in the transfer switch relating to such data transfer, a minimum of two transistors are necessary relating to the construction of an inverter. In contrast, in the case of data transfer by use of a single phase as described above, especially in this embodiment, transfer switches for as many portions as 240 pairs $\times$ 3 (red, green, blue) $\times$ 6 bits can be omitted, thereby enabling to omit as many pieces of transistors as 4320 $\times$ 2 in comparison with the case of the data transfer by use of the bi-phase. Thereby, according to this liquid crystal display apparatus, it becomes possible to decrease power consumption through simplification of the configuration, and further to realize the so-called narrow bezel.

[0030] Further, during the period of such data transfer, in the first latch section 41, its power voltage is caused to rise, thereby securing a margin that drops during the data transfer of the latch result by use of the single phase. Thereby, in the liquid crystal display apparatus, the data of latch result is configured to be transferred by use of a single phase, enabling the latch result to be transferred to the second latch section 42 stably and reliably.

(3) Advantage of the Embodiment

[0031] According to the configuration described above, by arranging such that only the inverted output of the latch result in the first latch section is data-transferred to the second latch section, and that at least during the period of the data transfer to the second latch section, the power supply voltage of the first latch section is raised, the construction relating to the data transfer, in its configuration using TFTs, can be simplified.

(4) Other Embodiments

[0032] By way of example, in the description of the above embodiment, the case of the data transfer only of the inverted output of the latch result from the first latch section to the second latch section has been described, however, the present invention is not limited thereto, and it can be applied widely to such a case of the data transfer only of a non-inverted output of the latch result to the second latch section.

[0033] Further, in the description of the above embodiment, the case where the present invention is applied to the TFT liquid crystal which comprises the display section and the like formed on a glass substrate has been described, however, the present invention is not limited thereto, and can be applied widely to various types of liquid crystal display apparatuses such as CGS (Continuous Grain Silicon) liquid crystal and the like, and further to various flat display apparatuses such as an EL (Electro Luminescence) display apparatus and the like.

[0034] Still further, in the description of the above embodiment, there was described the case where the present invention is applied to the liquid crystal display apparatus, in which the first and the second latch sections are constructed with active elements composed of low temperature poly-silicon TFTs formed on the insulation substrate, however, the present invention is not limited thereto, and it can be applied widely to any data transfer circuit for carrying out data transfer in which the first and the second latch sections are formed with various active elements formed on an insulation substrate.

[0035] As described hereinabove, according to the present invention, by configuring such that the data of only the inverted output of the latch result of the first latch section or only the non-inverted output thereof is enabled to be transferred to the second latch section, and that at least during the period of the data transfer to the second latch section, the power supply voltage of the first latch section is raised, it is enabled, in the configuration with the TFTs and the like, to simplify the construction relating to the data transfer.

INDUSTRIAL APPLICABILITY

[0036] The present invention relates to a data transfer circuit and a flat display apparatus, and it can be applied to a liquid crystal display apparatus in which a drive circuit is formed integral, for example, on an insulation substrate.

Claims

1. A data transfer circuit for latching an input data in a first latch section, transferring data of a latch result of said first latch section to a second latch section, and latching therein, **characterized in**:

   transferring data of only an inverted output of the latch result of said first latch section or only a non-inverted output of said latch result to said second latch section; and
   at least during a period of data transfer of the latch result of said first latch section to said second latch section, causing for a power voltage of said first latch section to rise.

2. A flat display apparatus that sequentially inputs gradation data indicative of brightness of each pixel and displays an image based on said gradation data in a predetermined display section, said flat display apparatus **characterized by** having:

   a plurality of latch circuits for sampling said gradation data sequentially and cyclically, and distributing said gradation data to a corresponding line; and
   a digital/analog conversion circuit for setting an output signal level to said corresponding line depending on a latch result of said latch circuits, in which each of said plurality of latch circuits is **characterized by**:

      latching said gradation data in a first latch section at a respective timing corresponding thereto, data transferring a latch result of said first latch section to a second latch section simultaneously and in parallel in said plurality of latch circuits to output the result to said digital/analog conversion circuit;
      data transferring only an inverted output of the latch result of said first latch section or only a non-inverted output of the latch result of said first latch section to said second latch section; and
      raising a power supply voltage of said first latch section at least during a period of data transfer of the latch result of said first latch section to said second latch section.


1
R0
R5
G0
G5
B0
B5
D1
SL
SL
SL
8
8
8
REFERENCE VOLTAGE GENERATOR
REFERENCE VOLTAGE SELECTOR
REFERENCE VOLTAGE SELECTOR
REFERENCE VOLTAGE SELECTOR
10
9
9
9
11
11
11
5
VERTICAL DRIVE CIRCUIT
6
SL
SL
SL
4
2
3
SG
SG
R
G
B

Fig. 1


8
2Lout
26
Q10
Q9
22
VH
(2.9V~0.1V)
Q8
Q7
VL
(0~-2.8V)
0E1
1Lout
25
24
1Lout
Q4
Q3
21
xSP
Q5
Q2
Q1
SP
VCC
(2.9V)
Q6
(0~2.9V)
VSS
D1

Fig.2



Fig.3


38
2Lout
46
Q19
Q18
42
Q17
Q16
VL
(VSS~HVSS2)
0E1
45
1Lout
VDD1
VDD2
Q14
Q13
41
SP
47
44
SP
Q12
Q11
VH
(VDD1
~VDD2)
Q15
(0~VDD1)
VSS
D1

Fig.4



Fig.5

Brief Description of Numerals

1: Liquid crystal display unit, 2: Liquid crystal cell, 3: Q1~Q19 Transistors, 4: Display section, 5: Horizontal drive circuit, 6: Vertical drive circuit, 8, 38: Sampling latch circuit, 9: Reference voltage selector, 10: Reference voltage generating circuit, 11: Buffer circuit, 21, 41: First latch section, 22, 42: Second latch section, 24, 25, 45: Transfer switch, 26, 46: Inverter, 44, 47: Switch circuit.

INTERNATIONAL SEARCH REPORT

International application No.
PCT/JP2004/009902

A. CLASSIFICATION OF SUBJECT MATTER
Int.Cl[7] G09G3/36, H03K3/356

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
Int.Cl[7] G09G3/36, H03K3/356

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
Jitsuyo Shinan Koho 1922-1996 Jitsuyo Shinan Toroku Koho 1996-2004
Kokai Jitsuyo Shinan Koho 1971-2004 Toroku Jitsuyo Shinan Koho 1994-2004

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	JP 2000-221926 A (Sony Corp.), 11 August, 2000 (11.08.00), Par. Nos. [0009], [0022] to [0034]; Figs. 1 to 5 & EP 1014334 A2 & US 6664943 B & JP 2000-242209 A	1-4
Y	JP 60-38920 A (Mitsubishi Electric Corp.), 28 February, 1985 (28.02.85), Page 3, upper left column, line 17 to page 4, upper left column, line 1; Fig. 5 (Family: none)	1-4

☒ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:
"A" document defining the general state of the art which is not considered to be of particular relevance
"E" earlier application or patent but published on or after the international filing date
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
"O" document referring to an oral disclosure, use, exhibition or other means
"P" document published prior to the international filing date but later than the priority date claimed
"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
03 August, 2004 (03.08.04)	17 August, 2004 (17.08.04)
Name and mailing address of the ISA/ Japanese Patent Office	Authorized officer
Facsimile No.	Telephone No.

Form PCT/ISA/210 (second sheet) (January 2004)

INTERNATIONAL SEARCH REPORT

International application No.
PCT/JP2004/009902

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 2-75219 A (Fujitsu Ltd.), 14 March, 1990 (14.03.90), Full text; Fig. 3 (Family: none)	1-4
A	JP 62-265812 A (Mitsubishi Electric Corp.), 18 November, 1987 (18.11.87), Full text; Fig. 2 (Family: none)	1-4

Form PCT/ISA/210 (continuation of second sheet) (January 2004)

专利名称(译)	数据传输电路和平板显示设备		
公开(公告)号	EP1643482A4	公开(公告)日	2008-12-17
申请号	EP2004747370	申请日	2004-07-06
[标]申请(专利权)人(译)	索尼公司		
申请(专利权)人(译)	索尼公司		
当前申请(专利权)人(译)	索尼公司		
[标]发明人	KIDA YOSHITOSHI C O SONY CORPORATION NAKAJIMA YOSHIHARU C O SONY CORPORATION		
发明人	KIDA, YOSHITOSHI, C/O SONY CORPORATION NAKAJIMA, YOSHIHARU, C/O SONY CORPORATION		
IPC分类号	G09G3/36 H03K3/356 G09G3/20 G09G5/02 G11C19/00 H03K3/037		
CPC分类号	H03K3/356156 G09G3/3688 G09G2300/0408 G09G2310/027 G09G2310/0289 G09G2310/0294 G09G2330/02 G09G2330/021 G11C19/00 H03K3/0375		
优先权	2003192626 2003-07-07 JP		
其他公开文献	EP1643482B1 EP1643482A1		
外部链接	Espacenet		

摘要(译)

本发明是一种适用于液晶显示装置的数据传输电路，该液晶显示装置具有例如在绝缘基板上一体形成的驱动电路，该驱动电路被配置成使得仅第一锁存部分（41）的锁存结果的反转输出或只有其非反相输出被数据传输到第二锁存部分（42），并且至少在数据传输到第二锁存部分（42）的时间段期间，第一锁存部分（41）的电源电压被传输到第二锁存部分（42）。 ）被提出。