



(11) **EP 1 577 873 B1**

(12) **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention of the grant of the patent:  
**27.07.2011 Bulletin 2011/30**

(51) Int Cl.:  
**G09G 3/36<sup>(2006.01)</sup> G09G 3/20<sup>(2006.01)</sup>**  
**G02F 1/133<sup>(2006.01)</sup>**

(21) Application number: **03786339.6**

(86) International application number:  
**PCT/JP2003/016832**

(22) Date of filing: **25.12.2003**

(87) International publication number:  
**WO 2004/061813 (22.07.2004 Gazette 2004/30)**

(54) **ACTIVE MATRIX TYPE LIQUID CRYSTAL DISPLAY DEVICE**

**FLÜSSIGKRISTALLANZEIGEEINRICHTUNG DES AKTIVMATRIXTYPUS**

**DISPOSITIF D’AFFICHAGE A CRISTAUX LIQUIDES DE TYPE A MATRICE ACTIVE**

(84) Designated Contracting States:  
**DE FR GB**

(30) Priority: **27.12.2002 JP 2002378777**

(43) Date of publication of application:  
**21.09.2005 Bulletin 2005/38**

(73) Proprietor: **Sony Corporation**  
**Tokyo 108-0075 (JP)**

(72) Inventors:  
• **KOBAYASHI, Yasuhiro**  
**Tottori-shi,**  
**Tottori 680-8577 (JP)**

• **REMBUTSU, Keiichi**  
**Tottori-shi,**  
**Tottori 680-8577 (JP)**  
• **HIRAGA, Satoru**  
**Tottori-shi,**  
**Tottori 680-8577 (JP)**

(74) Representative: **Haines, Miles John L.S. et al**  
**D Young & Co LLP**  
**120 Holborn**  
**London EC1N 2DY (GB)**

(56) References cited:  
**GB-A- 2 341 714 JP-A- 2 074 989**  
**JP-A- 9 101 502**

**EP 1 577 873 B1**

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

## Description

### Technical field

**[0001]** The present invention relates to an active matrix type liquid crystal display device, such as a liquid crystal panel, and in particular to an active matrix type liquid crystal display device that is provided with a gate pulse feeder for a pixel transistor connected to a liquid crystal pixel.

### Background art

**[0002]** First, a typical configuration of a conventional active matrix type liquid crystal display device will be described briefly with reference to Fig. 5, which is an equivalent circuit diagram schematically showing a portion thereof corresponding to one pixel. An active matrix type liquid crystal display device has a liquid crystal panel (not illustrated), which has liquid crystal pixels arrayed in a matrix (for example, composed of A columns and B rows (where A and B are natural numbers)), with each liquid crystal pixel located at the intersection between a gate line PXn (where n is a natural number equal to or smaller than A) and a signal line (source line) Ym (where m is a natural number equal to or smaller than B) on the liquid crystal panel. This liquid crystal pixel is represented equivalently by a liquid crystal capacitance  $C_{LC}$ . Usually, in parallel with the liquid crystal capacitance  $C_{LC}$  is connected an auxiliary capacitance  $C_S$ . One end of the liquid crystal capacitance  $C_{LC}$  is connected to a pixel transistor Tr for driving the pixel, and the other end of the liquid crystal capacitance  $C_{LC}$  is connected to a common electrode so as to receive a predetermined reference voltage Vcom.

**[0003]** The pixel transistor Tr is built as an N-channel TFT (thin-film transistor) of an insulated-gate field-effect type, with the drain electrode D thereof connected to the signal line Ym to receive an image signal Vsig, and with the source electrode S thereof connected to one end of the liquid crystal capacitance  $C_{LC}$ , i.e., to the pixel electrode. The gate electrode G of the pixel transistor Tr is connected to the gate line PXn so as to receive a gate pulse having a predetermined gate voltage Vgate. Between the liquid crystal capacitance  $C_{LC}$  and the gate electrode G is formed a coupling capacitance  $C_{GS}$ . This coupling capacitance  $C_{GS}$  is the sum of the floating capacitance between the pixel electrode and the gate line PXn and the parasitic capacitance between the source region and gate region inside the pixel transistor Tr, the latter, namely the parasitic capacitance, being dominant and considerably varying from one pixel transistor Tr to another.

**[0004]** Now, the voltage waveforms observed at relevant points within the single pixel shown in Fig. 5 will be described with reference to Fig. 6. In Fig. 6, the lapse of time is taken along the horizontal axis, and, with respect to the pixel transistor Tr corresponding to that single pixel,

the voltage waveform at the gate electrode G thereof (represented by the solid line 200 in Fig. 6) and the voltage waveform at the source electrode S thereof (represented by the solid line 201 in Fig. 6) are plotted relative to the reference voltage Vcom.

**[0005]** First, during the selection period of the pixel, when a gate pulse with a voltage Vgate is applied to the gate electrode G, the pixel transistor Tr turns on. At this point, the image signal Vsig fed from the signal line Ym is written via the pixel transistor Tr to the liquid crystal pixel, with the result that the potential at the source electrode S becomes equal to Vsig, achieving so-called sampling. Next, during the nonselection period of the pixel, the gate pulse ceases to be applied, and instead a low-level gate voltage is applied, causing the pixel transistor Tr to turn off. The written image signal, however, is held by the liquid crystal capacitance  $C_{LC}$ .

**[0006]** Here, the low-level gate voltage is a voltage that is lower than the voltage Vgate so that, when applied to the gate electrode G of the pixel transistor Tr, it causes it to turn off. With respect to a given pixel, the period of time from the start of the selection period of that pixel through the nonselection period thereof until the selection period thereof starts again is referred to as one field.

**[0007]** At the transition from the selection period to the nonselection period, the gate pulse, which is a square wave, abruptly falls from a high level to a low level. This causes the electric charge stored in the liquid crystal capacitance  $C_{LC}$  to be instantaneously discharged through the coupling capacitance  $C_{GS}$  described above. This produces a voltage shift  $\Delta V1$  in the image signal Vsig written to the liquid crystal pixel. That is, the voltage at the source electrode S lowers by  $\Delta V1$ . Since the coupling capacitance  $C_{GS}$  varies from one pixel to another in the liquid crystal display device, the voltage shift  $\Delta V1$  also varies accordingly. Thus, the  $\Delta V1$  drop in the voltage eventually produces a periodic variation in the screen displayed on the liquid crystal panel, resulting in so-called flickers and afterimages, which remarkably degrade the display quality.

**[0008]** Incidentally, in a liquid crystal pixel, an image signal is written thereto during the selection period thereof, and, during the subsequent nonselection period thereof, the written image signal is held. This makes up a field. The transmissivity of a liquid crystal pixel during one field is determined by the effective voltage that is applied to the liquid crystal during that period. Accordingly, the pixel transistor Tr there needs to be designed to permit the passing therethrough of an on-state current that is needed to complete the write operation within the selection period. Moreover, to obtain a sufficiently high effective voltage to keep the liquid crystal pixel lit during the period of one field, the pixel transistor Tr needs to be designed to permit as little leak current as possible during the nonselection period (or holding period). The variation of the effective voltage is more influenced by the nonselection period, which lasts far longer than the selection period. Thus, the aforementioned voltage shift  $\Delta V1$ , which oc-

curs when, after the charging of the liquid crystal capacitance  $C_{LC}$ , the pixel transistor  $Tr$  turns off, greatly influences the effective voltage that is applied to the liquid crystal, degrading the display quality of the liquid crystal panel.

**[0009]** A conventional approach to reducing the absolute value and variation of the voltage shift  $\Delta V1$  is to give a comparatively high capacitance to the auxiliary capacitance  $C_S$ , which is connected in parallel with the liquid crystal capacitance  $C_{LC}$ . The purpose is to permit the auxiliary capacitance  $C_S$  to store in advance sufficient electric charge to compensate for the electric charge that is discharged through the coupling capacitance  $C_{GS}$ . This approach has a disadvantage: the auxiliary capacitance  $C_S$  is formed in the liquid crystal pixel region, and therefore increasing its size results in sacrificing the pixel aperture ratio, leading to insufficient display contrast.

**[0010]** An example of a solution to this problem of the voltage shift in a conventional active matrix type liquid crystal display device is disclosed in Japanese Patent Application Laid-Open No. H6-3647 (hereinafter referred to as "Patent Publication 1"). Fig. 7 shows, with respect to the pixel transistor  $Tr$ , the voltage waveform at the gate electrode  $G$  thereof (represented by the solid line 300 in Fig. 7) and the voltage waveform at the source electrode  $S$  thereof (represented by the solid line 301 in Fig. 7) plotted relative to the reference voltage  $V_{com}$ , as observed when the technique disclosed in Patent Publication 1 is adopted.

**[0011]** According to the technique disclosed in Patent Publication 1, as shown in Fig. 7, immediately before the transition from the selection period to the nonselection period, the voltage level applied to the gate electrode  $G$  is first lowered to a second high-level gate voltage  $V_{gate2}$  that is lower than a first high-level gate voltage  $V_{gate1}$ , and is then made to fall further to a low-level gate voltage to produce a gate pulse  $PGP$ . In this way, the voltage shift ( $\Delta V2$  in Fig. 7) in the image signal  $V_{sig}$  written can be reduced.

**[0012]** The timing with which the voltage level of the gate pulse  $PGP$  is lowered from the first high-level gate voltage  $V_{gate1}$  to the second high-level gate voltage  $V_{gate2}$  is on completion of the write operation so as not to influence the write operation to the liquid crystal pixel during the selection period. Specifically, the voltage fed as the gate pulse  $PGP$  to the gate electrode  $G$  is first lowered from the first high-level gate voltage  $V_{gate1}$  to the second high-level gate voltage  $V_{gate2}$ , and is then, after transition to the nonselection period, made to fall further to the low-level gate voltage. This reduces the potential difference between the gate line  $PX_n$  and the source electrode  $S$  at the time point of transition from the selection period to the nonselection period, and thus permits effective reduction of the voltage shift  $\Delta V2$  in Fig. 7) (that is, the voltage shift  $\Delta V2$  can be made smaller than the voltage shift  $\Delta V1$ ).

**[0013]** Now, a practical example of the drive circuit adopted in Patent Publication 1 mentioned above for driv-

ing an active matrix type liquid crystal display device will be described with reference to Fig. 8. In Fig. 8, the active matrix type liquid crystal display device has a display section including liquid crystal pixels  $LP$  arrayed in a matrix and pixel transistors  $Tr$  that drive those liquid crystal pixels  $LP$  respectively. In Fig. 8, such components as are found also in Fig. 5 are identified with the same reference symbols, and their explanations will not be repeated. In Fig. 8, only the liquid crystal pixels that correspond to one row are shown.

**[0014]** The gate electrodes  $G$  of the pixel transistors  $Tr$  are connected, through gate lines  $PX1, PX2, PX3, PX4, \dots$  respectively, to a vertical scanning circuit 101. Through these lines, gate pulses  $PGP1, PGP2, PGP3, PGP4, \dots$  are applied, sequentially through one line after another, to the respective pixel transistors  $Tr$  so that one of them is selected at a time. The drain electrodes  $D$  of the pixel transistors  $Tr$  are connected through a signal line  $Y_m$  to a horizontal drive circuit 102 so that an image signal  $V_{sig}$  is written, through the currently selected pixel transistor  $Tr$ , to the corresponding liquid crystal pixel  $LP$ .

**[0015]** The vertical scanning circuit 101 is built as a shift register 103. This shift register 103 has  $D$  flip-flops 104 connected in multiple stages, each  $D$  flip-flop 104 being composed of a pair of inverters 105 and 106 of which the output terminals are connected together. Each inverter is connected through a  $P$ -channel drive transistor 107 to the mid point between a pair of serially connected voltage-division resistors  $R101$  and  $R102$ , and is connected through an  $N$ -channel drive transistor 108 to ground. This pair of drive transistors 107 and 108 drives the inverters 105 and 106 by being made to conduct in response to shift clock pulses  $VCK1$  and  $VCK2$  and the inverted versions of these pulses.

**[0016]** The output terminals, connected together, of the pair of inverters 105 and 106 are connected to the input terminal of a third inverter 109, and the output pulse of the  $D$  flip-flop of each stage appears at the output terminal of the third inverter 109. The output pulse is used as the input to the  $D$  flip-flop of the next stage. When a start signal  $VST$  is fed to the  $D$  flip-flop of the first stage, the shift register 103 outputs, sequentially from one stage thereof after another, output pulses that are half a period out of phase with one another. The output pulse from each stage and the output pulse from the preceding stage are subjected to the logic operation performed by a NAND gate element 110, and is then inverted by an inverter 111. In this way, the gate pulses  $PGP1, PGP2, PGP3, PGP4$  are obtained.

**[0017]** The serially connected voltage-division resistors  $R101$  and  $R102$  are, at one end, connected to a source voltage  $V_{VDD}$ , and, at the other end, connected through a switching transistor 114 to ground. A control voltage  $VCKX$  is periodically applied to the gate electrode of the switching transistor 114. When the switching transistor 114 is off, the source voltage  $V_{VDD}$  is fed as it is to the shift register 103, so that the voltages of the gate pulses  $PGP_n$  (where  $n$  is a natural number) are all equal

to the source voltage. By contrast, when the switching transistor 114 turns on, a voltage obtained through voltage division by the factor of the resistance ratio of the resistors R101 and R102 is fed to the shift register 103, so that the voltages of the gate pulses PGPn become accordingly lower.

**[0018]** In this example, the control voltage VCKX that is applied to the gate electrode of the switching transistor 114 shows pulse-like level shifts according to the horizontal synchronizing signal. In this example, the horizontal period is set at 63.5  $\mu$ s, and this period corresponds to the selection period of one gate line. At the very end of each horizontal period, the control voltage VCKX turns to a high level and remains thereat for a period of 6 to 8  $\mu$ s. This period is so set as not to influence the write operation of the image signal during the selection period. Specifically, it is on completion of the writing of the image signal to all the pixels on the selected gate line, which proceeds sequentially to one pixel after the another, that the control voltage VCKX turns to a high level. When the control voltage VCKX turns to a high level, the switching transistor 114 turns on, with the result that the level of the supply voltage fed to the shift register 103 lowers, for example, from the level of the source voltage VVDD, which is set equal to the first high-level gate voltage, namely 13.5 V, to that of the second high-level gate voltage, which is set at about 8.5 V. The amount of voltage lowering here can be appropriately set by appropriately setting the resistance ratio of the pair of voltage-division resistors R101 and R102.

**[0019]** In response to this change in the supply voltage, for example, the n-th (where n is a natural number) gate pulse PGPn changes its level stepwise from 13.5 V to 8.5 V within one horizontal period. In the next horizontal period, a gate pulse PGPn+1 corresponding to the (n+1)th gate line is generated, and this gate pulse likewise changes its level stepwise. Through operations like these, the vertical scanning circuit, immediately before making the voltage level applied as each gate pulse PGPn fall, first lowers the voltage level of the gate pulse PGPn and then makes it fall further. In this way, the voltage shift in the image signal Vsig written to the pixel can be reduced.

**[0020]** As described above, with the technique disclosed in Patent Publication 1 mentioned above, by making the gate pulse PGPn fall stepwise, it is possible to effectively reduce the voltage shift  $\Delta V_2$  in the image signal Vsig.

**[0021]** However, in the above described practical example disclosed in Patent Publication 1, the gate pulse PGPn that falls stepwise is produced by varying between the source voltage VVDD and the voltage  $VVDD \times R102 / (R101 + R102)$  the supply voltage fed to the shift register 103 functioning as a gate driver. As a result, the circuit including the shift register 103 as a whole has a complicated, large-scale circuit configuration, and requires large amount of current to operate. Thus, the driver occupies a large area.

**[0022]** Moreover, a voltage obtained by dividing the source voltage VVDD with the resistors R101 and R102 is used as the supply voltage to the shift register 103, and this divided voltage shows high current dependence.

5 This tends to make unstable the supply voltage to the shift register 103 and the voltage of the gate pulse PGPn.

**[0023]** Moreover, every time the supply voltage to logic elements such as the shift register 103 is switched by turning the switching transistor 114 on and off, a surge voltage appears in the voltage of the gate pulse PGPn, degrading the display quality. In addition, whereas logic elements such as the shift register 103 usually operate from a supply voltage of 5 V or less, in this example they are made to operate from a far higher voltage, for example 13.5 V to 8.5 V, resulting in extremely high power consumption.

10 **[0024]** A further active matrix type liquid crystal display device according to the preamble of the independent claim is disclosed in GB-A-2 341 714.

## 20 Disclosure of the invention

**[0025]** In view of the conventionally encountered problems described above, it is an object of the present invention to provide an active matrix type liquid crystal display device that operates with low power consumption, that has a simple circuit configuration, that achieves switching without producing a surge voltage, that produces stably stepwise shifting gate pulses, and that thus offers good display quality.

25 **[0026]** The above object is achieved through an active matrix type liquid crystal display device according to independent claim 1; further advantageous features are given in the dependent claims 2 to 4.

## 35 Brief description of drawings

### [0027]

40 Fig. 1 is a diagram showing the drive circuit of the active matrix type liquid crystal display device of a first embodiment of the invention.

Fig. 2 is a diagram showing the waveforms observed at relevant points in Fig. 1.

45 Fig. 3 is a diagram showing a practical example of the circuit configuration of the selection voltage feed circuit shown in Fig. 1.

Fig. 4 is a diagram showing the drive circuit of the active matrix type liquid crystal display device of a second embodiment of the invention.

Fig. 5 is an equivalent circuit diagram schematically showing a portion corresponding to one pixel in a typical configuration of a conventional active matrix type liquid crystal display device.

55 Fig. 6 is a diagram showing the voltage waveforms observed at relevant points within a pixel of a conventional active matrix type liquid crystal display device.

Fig. 7 is a diagram showing an approach to solving the problem of the voltage shift encountered in a conventional active matrix type liquid crystal display device.

Fig. 8 is a diagram showing a practical example of the drive circuit for implementing the approach shown in Fig. 7.

### Best mode for carrying out the invention

(First Embodiment)

**[0028]** Hereinafter, a first embodiment of the present invention will be described in detail with reference to Figs. 1 to 3. Fig. 1 is a diagram showing the drive circuit 1 of the active matrix type liquid crystal display device of the first embodiment of the invention. Fig. 2 is a diagram showing the waveforms observed at relevant points in Fig. 1 and Fig. 3 is a diagram showing a practical example of the circuit configuration of the selection voltage feed circuit 18 shown in Fig. 1.

**[0029]** The active matrix type liquid crystal display device of this embodiment, and also that of the later-described second embodiment, has a liquid crystal panel, which has liquid crystal pixels arrayed in a matrix (for example, composed of A columns and B rows (where A and B are natural numbers)), with each liquid crystal pixel located at the intersection between a gate line  $PX_n$  (where n is a natural number equal to or smaller than A) and a signal line (source line)  $Y_m$  (where m is a natural number equal to or smaller than B) on the liquid crystal panel, just as in the conventional example described earlier with reference to Fig. 5.

**[0030]** The pixel transistors that drive the liquid crystal pixels respectively and the signal lines that are connected to the drain electrodes of those pixel transistors also are the same as those used in the conventional example described earlier with reference to Fig. 5, and are therefore omitted there. The gate lines  $X_n$  too are the same as their counterpart  $PX_n$  in Fig. 5 except that, here, they are connected to the gate electrodes of the pixel transistors provided in the drive circuit 1 of the active matrix type liquid crystal display device of this embodiment.

**[0031]** First, with reference to Fig. 1, the drive circuit of the active matrix type liquid crystal display device of the first embodiment of the invention will be described. The drive circuit 1 of the active matrix type liquid crystal display device includes: a timer circuit 14 that receives clock pulses 12 (with a duty factor of 50%) from a non-illustrated CPU (central processing unit); and a gate driver 16 built as a shift register. It further includes: a selection voltage feed circuit 18 that receives the output of the timer circuit 14; gate lines  $X_n, X_{n+1}, X_{n+2}, \dots$  (where n is a natural number) that are connected to the gate electrodes of the pixel transistors (not illustrated) respectively; gate pulse control switches  $24_n, 24_{n+1}, 24_{n+2}, \dots$  that are connected to the gate lines  $X_n, X_{n+1}, X_{n+2}, \dots$  respectively; and a low-level gate voltage source VGL.

**[0032]** The selection voltage feed circuit 18 includes: a first power source  $VGH_0$  that feeds a first high-level gate voltage  $V_{gate1}$ ; a second power source  $VANA$  that feeds a voltage  $V_{gate2}$  lower than the first high-level gate voltage  $V_{gate1}$ ; a diode 22 of which the anode is connected to the output of the second power source  $VANA$  and of which the cathode is connected to the output point  $VG_1$  of the selection voltage feed circuit 18; and a switch 20 that turns on and off the connection between the output point of the first power source  $VGH_0$  and the cathode of the diode 22 in response to the output of the timer circuit 14. The output point  $VG_1$  of the selection voltage feed circuit 18 is also connected to one end of each of the gate pulse control switches  $24_n, 24_{n+1}, 24_{n+2}, \dots$

**[0033]** The gate driver 16 feeds control signals individually to the gate pulse control switches  $24_n, 24_{n+1}, 24_{n+2}, \dots$  so that, according to those control signals, either the output voltage of the selection voltage feed circuit 18 or the output voltage of the low-level gate voltage source VGL is applied to, for example, the gate line  $X_n$ . The same control is performed for each of the other gate lines (i.e., the gate lines  $X_{n+1}, X_{n+2}, \dots$ ).

**[0034]** When either the first high-level gate voltage  $V_{gate1}$  or the second high-level gate voltage  $V_{gate2}$  is applied to the gate electrode of a given pixel transistor, this pixel transistor turns on. By contrast, when the voltage outputted from the low-level gate voltage source VGL is applied to the gate electrode of a given pixel transistor, this pixel transistor turns off.

**[0035]** The timer circuit 14 starts to count in response to the rising edge of a clock pulse 12 from the CPU, and stops counting later than the falling edge of that clock pulse but earlier than the rising edge of the next clock pulse. In other words, the length of time that elapses after the timer circuit 14 starts one round of counting until it ends it is longer than half a clock period of the clock pulses 12 but shorter than one clock period of the clock pulses 12.

**[0036]** According to the output of this timer circuit 14, the switch 20 of the selection voltage feed circuit 18 is controlled so that the voltage at the output point  $VG_1$  of the selection voltage feed circuit 18 is switched between the first high-level gate voltage  $V_{gate1}$  and the second high-level gate voltage  $V_{gate2}$ , which is lower than  $V_{gate1}$ .

**[0037]** More specifically, the switch 20 is controlled by the output of the timer circuit 14 in such a way that, while the timer circuit 14 is counting, the voltage that appears at the output point  $VG_1$  of the selection voltage feed circuit 18 is the first high-level gate voltage  $V_{gate1}$ , and, while the timer circuit 14 is not counting, the voltage that appears at the output point  $VG_1$  of the selection voltage feed circuit 18 is the second high-level gate voltage  $V_{gate2}$ .

**[0038]** Next, with reference to Fig. 2, the waveforms observed at relevant points in Fig. 1 will be described. In Fig. 2 are shown the waveforms of, from above, the voltage that appears at the output point  $VG_1$  of the selection

voltage feed circuit 18, the clock pulses 12, the voltage (gate pulse  $GP_n$ ) applied to the gate line  $X_n$ , the voltage (gate pulse  $GP_{n+1}$ ) applied to the gate line  $X_{n+1}$ , and the voltage (gate pulse  $GP_{n+2}$ ) applied to the gate line  $X_{n+2}$ .

**[0039]** As shown in Fig. 2, every time a clock pulse 12 rises (at time points  $t_0$ ,  $t_2$ ,  $t_4$ , and  $t_6$ ), the timer circuit 14 starts to count, causing the first high-level gate voltage  $V_{gate1}$  to appear as the voltage at the output point  $VG1$  of the selection voltage feed circuit 18. After rising to a high level, the clock pulse 12 first falls to a low level, and then, before the next clock pulse rises, the timer circuit 14 finishes and stops counting (at time points  $t_1$ ,  $t_3$ , and  $t_5$ ) as described above. Thus, after the timer circuit 14 finishes counting until it starts to count next time (at the time points  $t_2$ ,  $t_4$ , and  $t_6$ ), the second high-level gate voltage  $V_{gate2}$  appears as the voltage at the output point  $VG1$  of the selection voltage feed circuit 18.

**[0040]** The periods between the time points  $t_0$  and  $t_2$ , between the time points  $t_2$  to  $t_4$ , and between the time points  $t_4$  and  $t_6$  are, respectively, the selection period of a pixel that is driven by the voltage that is applied to the gate line  $X_n$  (this period can thus be said to be the selection periods of the gate line  $X_n$ ), the selection period of a pixel that is driven by the voltage that is applied to the gate line  $X_{n+1}$  (this period can thus be said to be the selection periods of the gate line  $X_{n+1}$ ), and the selection period of a pixel that is driven by the voltage that is applied to the gate line  $X_{n+2}$  (this period can thus be said to be the selection periods of the gate line  $X_{n+2}$ ).

**[0041]** Back in Fig. 1, the clock pulses 12 from the CPU are fed also to the gate driver 16 built as a shift register. Thus, the gate driver 16 so operates that, within the period of one field (see Fig. 6), in synchronism with the rising edge of one clock pulse 12 after another from the CPU, one of the gate lines  $X_n$ ,  $X_{n+1}$ ,  $X_{n+2}$ , ... after another is selected, in a line-by-line fashion, by the gate pulse control switches  $24_n$ ,  $24_{n+1}$ ,  $24_{n+2}$ , ... respectively. Thus, during the selection period of a given gate line ( $X_n$  is being selected in Fig. 1), this gate line is connected to the output point  $VG1$  of the selection voltage feed circuit 18, with all the other gate lines ( $X_{n+1}$ ,  $X_{n+2}$ , etc. in Fig. 1) connected to the low-level gate voltage source  $VGL$ .

**[0042]** Accordingly, as shown in Fig. 2, the gate pulse  $GP_n$  that is applied to whichever of the gate lines  $X_n$  has reached its selection period within one period first rises sharply from the voltage fed from the low-level gate voltage source  $VGL$ , which is a low-level voltage source, to the first high-level gate voltage  $V_{gate1}$  (at the time point  $t_0$ ), then, a predetermined period thereafter, lowers to the second high-level gate voltage  $V_{gate2}$  (at the time point  $t_1$ ), then, at the end of the selection period, falls sharply to the voltage fed from the low-level gate voltage source  $VGL$  (at the time point  $t_2$ ), and then remains at this voltage until the same gate line reaches its selection period in the next field. Subsequently, during the selection period of one of the remaining gate lines  $X_{n+1}$ ,

$X_{n+2}$ , ... after another, stepwise gate pulses  $GP_{n+1}$ ,  $GP_{n+2}$ , ... similar to  $GP_n$  are applied thereto respectively.

**[0043]** In this embodiment, for example, the length of one selection period (the periods between the time points  $t_0$  to  $t_2$ , etc.) are set at  $13.5 \mu\text{s}$ , the periods between the time points  $t_0$  and  $t_1$ , between the time points  $t_2$  to  $t_3$ , and between the time points  $t_4$  to  $t_5$  are set at  $11 \mu\text{s}$ , and the periods between the time points  $t_1$  and  $t_2$ , between the time points  $t_3$  to  $t_4$ , and between the time points  $t_5$  to  $t_6$  are set at  $2.5 \mu\text{s}$ . Moreover, for example, the first high-level gate voltage  $V_{gate1}$  fed from the first power source  $VGHO$  is set at  $25 \text{ V}$ , and the second high-level gate voltage  $V_{gate2}$  fed from the second power source  $VANA$  is set at  $13 \text{ V}$ . Needless to say, the values specifically mentioned above for the relevant periods ( $13.5 \mu\text{s}$ , etc.) and voltages ( $25 \text{ V}$ , etc.) are not intended to limit the present invention in any way.

**[0044]** Next, with reference to Fig. 3, a practical example of the circuit configuration of the selection voltage feed circuit 18 shown in Fig. 1 will be described. Here, such components as are found also in Fig. 1 are identified with the same reference numerals and symbols, and their explanations will not be repeated.

**[0045]** The output of the first power source  $VGHO$  is connected through a resistor  $R1$  to the emitter of a PNP-type transistor  $20a$ , and the collector of the transistor  $20a$  is connected through a resistor  $R5$  to the collector of an NPN-type transistor  $Tr\_b$ . The emitter of the transistor  $20a$  is connected through resistors  $R2$ ,  $R3$ , and  $R4$  to the base of the transistor  $Tr\_b$ , with the node between the resistors  $R2$  and  $R3$  connected to the base of the transistor  $20a$ , and with the node between the resistors  $R3$  and  $R4$  connected to the collector of an NPN-type transistor  $Tr\_a$ . The base of the transistor  $Tr\_b$  is grounded through a resistor  $R7$ , and the emitters of the transistors  $Tr\_a$  and  $Tr\_b$  are both grounded.

**[0046]** The base of the transistor  $Tr\_a$  is grounded through a resistor  $R8$ , and is connected to the output (TO in the figure) of the timer circuit 14.

**[0047]** The output of the second power source  $VANA$  is connected through the diode 22 to the collector of the transistor  $20a$ , and the collector of the transistor  $20a$  is connected through a resistor  $R6$  to the output point  $VG1$  of the selection voltage feed circuit 18.

**[0048]** The transistors  $Tr\_a$  and  $Tr\_b$  together constitute a level shift circuit 26 that, as those transistors are switched, shifts the voltage at the output point  $VG1$  of the selection voltage feed circuit 18. The timer circuit 14 includes a timer element 14A for counting time, and receives a supply voltage  $VDDO$  and clock pulses 12. The transistor  $20a$  is what embodies the switch 20 shown in Fig. 1.

**[0049]** As will be understood from the interconnection described above, the second power source  $VANA$ , which feeds the second high-level gate voltage  $V_{gate2}$ , is connected via the diode 22 to the output point  $VG1$  of the selection voltage feed circuit 18, and the first power

source VGHO, which feeds the first high-level gate voltage V gate 1, is connected via the switch 20, to which the output of the timer circuit 14 is connected via the level shift circuit 26, also to the output point VG1. That is, since the second power source VANA is always connected via the diode 22 to the output point VG1 of the selection voltage feed circuit 18, outputted as the voltage that appears at the output point VG1 is, when the transistor 20a is off, the voltage fed from the second power source VANA, namely the second high-level gate voltage Vgate2, and, when the transistor 20a is on, the voltage fed from the first power source VGHO, namely first high-level gate voltage Vgate1.

**[0050]** The resistances of the resistors are so set that, while the timer circuit 14 is counting, the timer circuit 14 outputs a high-level voltage that keeps the transistor Tr\_a on and the transistor Tr\_b off and in addition the voltage drop across the resistor R2 keeps the transistor 20a on. Moreover, the resistances of the resistors are so set that, while the timer circuit 14 is not counting, the timer circuit 14 outputs a low-level voltage that keeps the transistor Tr\_a off and the transistor Tr\_b on and in addition that the transistor 20a does not turn on due to a voltage drop across the resistor R2.

**[0051]** Accordingly, while the timer circuit 14 is counting, the transistor 20a is on, and therefore the voltage that appears at the output point VG1 of the selection voltage feed circuit 18 is the first high-level gate voltage V gate 1; while the timer circuit 14 is not counting, the transistor 20a is off, and therefore the voltage that appears at the output point VG1 of the selection voltage feed circuit 18 is the second high-level gate voltage Vgate2.

**[0052]** As described above, the PNP-type transistor 20a is merely one example that embodies the switch 20 shown in Fig. 1. Needless to say, the present invention is not limited to implementation where a PNP-type transistor 20a is adopted as the switch 20; instead, an NPN-type transistor, relay, or the like may be adopted as the switch 20, with the circuit configuration so modified as to achieve the same effects as those achieved by the configuration shown in Fig. 3.

**[0053]** As described above, in this embodiment, it is possible to apply a stepwise gate pulse voltage during the selection period of each gate line. Thus, it is possible to solve the problem of the voltage shift (corresponding to  $\Delta V1$   $\Delta V1$  in Fig. 6) inevitable in a conventional active matrix type liquid crystal display device. Moreover, a voltage corresponding to the second high-level gate voltage Vgate2 is always fed from the second power source VANA via the diode 22 to the output point VG1 of the selection voltage feed circuit 18, and, while the timer circuit 14 is counting, the switch 20 is kept on so that a voltage corresponding to first high-level gate voltage Vgate1 is fed from the first power source VGHO to the output point VG1 of the selection voltage feed circuit 18. Thus, the high-level gate voltages can be switched without loss and without causing a surge voltage.

**[0054]** Moreover, logic circuits such as the timer circuit

14 and the gate driver 16 can operate from a voltage of 5 V or less. This helps greatly reduce the power consumption as compared with the configuration disclosed in Patent Publication 1 mentioned earlier.

**[0055]** The configuration of this embodiment can be described alternatively as follows: "there are previously provided a first power source VGHO for generating a voltage corresponding to a first high-level gate voltage Vgate1 and a second power source VANA for generating a voltage corresponding to a second high-level gate voltage Vgate2 that is a predetermined voltage lower than the first high-level gate voltage Vgate1; while the second high-level gate voltage Vgate2 from the second power source VANA is always fed via a diode, the first high-level gate voltage Vgate1 is turned on and off so as to be superimposed on the second high-level gate voltage Vgate2.

**[0056]** In the first embodiment described above, one switch 20 is used in the selection voltage feed circuit 18. In this configuration, a large current flows through the switch 20, and accordingly, considering the heat dissipated there, it is preferable that the selection voltage feed circuit 18 be provided separately from the gate driver 16. This makes it easy to cool the selection voltage feed circuit 18 even when a large current flows therethrough causing it to dissipate a large amount of heat. For similar reasons, the low-level gate voltage source VGL may be provided separately from the gate driver 16.

**[0057]** In the above description, "providing separately" means, when the gate driver 16 and other components are integrated into an IC (integrated circuit), assembling into separate ICs the gate driver 16 from the selection voltage feed circuit 18 and/or the low-level gate voltage source VGL. Even in a case where the gate driver 16 is assembled into the same single IC as the selection voltage feed circuit 18 and/or the low-level gate voltage source VGL, if the physical distance from the gate driver 16 to the selection voltage feed circuit 18 and/or the low-level gate voltage source VGL is made sufficiently long to permit easy cooling as described above, doing so can be understood as equivalent to "providing separately", as meant in the above description. The expression "the selection voltage feed circuit 18 or the low-level gate voltage source VGL is provided separately from the gate driver 16" is interchangeable with the expression "the selection voltage feed circuit 18 or the low-level gate voltage source VGL is arranged outside the gate driver 16."

(Second Embodiment)

**[0058]** As a second embodiment of the present invention, a modified example where the above-mentioned problem of heat dissipation has been resolved to permit a selection voltage feed circuit (specifically, the selection voltage feed circuit 58 described later) to be built into the gate driver 16 is shown in Fig. 4. Fig. 4 is a diagram showing the drive circuit 2 of the active matrix type liquid crystal display device of the second embodiment of the

invention. Here, such components as are found also in Fig. 1 are identified with the same reference numerals and symbols, and their explanations will not be repeated.

**[0059]** The configuration shown in Fig. 4 differs from that shown in Fig. 1 in the following respects. Instead of the timer circuit 14, a timer circuit 54 is used that has a circuit corresponding to the level shift circuit 26 built into the timer circuit 14. Along with the gate driver 16, a plurality of NPN-type switching transistors  $Tr_n$ ,  $Tr_{n+1}$ ,  $Tr_{n+2}$ , ... are arranged in a distributed fashion parallel to one another, one for each gate line. The bases of these switching transistors  $Tr_n$ ,  $Tr_{n+1}$ ,  $Tr_{n+2}$ , ... are together connected to the output of the level shift circuit provided within the timer circuit 54; the collectors of those transistors are together connected to the first power source  $VGH_0$ ; and the emitters of those transistors are connected to the nodes between the output point  $VG_2$  of the selection voltage feed circuit 58, which is connected via the diode 22 to the second power source  $VANA$ , and one ends of the gate pulse control switches  $24_n$ ,  $24_{n+1}$ ,  $24_{n+2}$ , ... respectively.

**[0060]** The selection voltage feed circuit 58 is the same as the selection voltage feed circuit 18 shown in Fig. 1 except that the switch 20 used in Fig. 1 is replaced with the switching transistors  $Tr_n$ ,  $Tr_{n+1}$ ,  $Tr_{n+2}$ , ... mentioned above. And the output point  $VG_2$  of the selection voltage feed circuit 58 corresponds to the output point  $VG_1$  of the selection voltage feed circuit 18.

**[0061]** The output of the level shift circuit of the timer circuit 54 is used as the output of the timer circuit 54 itself, and the timer circuit 54 is the same as the timer circuit 14 except that it has the level shift circuit built into itself. Accordingly, like the timer circuit 14, the timer circuit 54 starts to count in response to the rising edge of a clock pulse 12 from the CPU, and stops counting later than the falling edge of that clock pulse but earlier than the rising edge of the next clock pulse.

**[0062]** By the output of this timer circuit 54, the switching transistors  $Tr_n$ ,  $Tr_{n+1}$ ,  $Tr_{n+2}$ , ... are controlled in such a way that the voltage at the output point  $VG_2$  of the selection voltage feed circuit 58 is switched between the first high-level gate voltage  $V_{gate1}$  and the second high-level gate voltage  $V_{gate2}$ , which is lower than that.

**[0063]** Specifically, as with the timer circuit 14, the switching transistors  $Tr_n$ ,  $Tr_{n+1}$ ,  $Tr_{n+2}$ , ... are controlled by the output of the timer circuit 54 in such a way that, while the timer circuit 54 is counting, the voltage that appears at the output point  $VG_2$  of the selection voltage feed circuit 58 is the first high-level gate voltage  $V_{gate1}$  and, while the timer circuit 54 is not counting, the voltage that appears at the output point  $VG_2$  of the selection voltage feed circuit 58 is the second high-level gate voltage  $V_{gate2}$ .

**[0064]** In this second embodiment, a voltage corresponding to the second high-level gate voltage  $V_{gate2}$  from the second power source  $VANA$  is always applied to the output point  $VG_2$  of the selection voltage feed circuit 58, and, while the timer circuit 54 is counting, more

than one of the switching transistors  $Tr_n$ ,  $Tr_{n+1}$ ,  $Tr_{n+2}$ , ... are turned on by the output of the level shift circuit provided in the timer circuit 54 so that the first high-level gate voltage  $V_{gate1}$  from the first power source  $VGH_0$  is applied to the output point  $VG_2$  of the selection voltage feed circuit 58.

**[0065]** Here, since the switching transistors  $Tr_n$ ,  $Tr_{n+1}$ ,  $Tr_{n+2}$ , ... are arranged in parallel with one another, the amount of current that flows through each of them, and hence the amount of heat dissipated by each of them, decreases inversely with the number of them. This makes it possible to build the selection voltage feed circuit 58 integrally with the gate driver 16. Needless to say, of the entire selection voltage feed circuit 58, only the switching transistors  $Tr_n$ ,  $Tr_{n+1}$ ,  $Tr_{n+2}$ , ... may be built integrally with the gate driver 16. As a matter of course, the second embodiment achieves the same effects as those, including lossless switching of the high-level gate voltages, described earlier in connection with the first embodiment.

**[0066]** In Fig. 4, there are provided as many switching transistors  $Tr_n$ ,  $Tr_{n+1}$ ,  $Tr_{n+2}$ , ... as there are gate lines  $X_n$ ,  $X_{n+1}$ ,  $X_{n+2}$ , .... This exact configuration does not necessarily have to be adopted; it is possible to provide any number of switching transistors  $Tr_n$ ,  $Tr_{n+1}$ ,  $Tr_{n+2}$ , ... provided that, when they are arranged integrally with the gate driver 16, the effect of the heat they dissipate can be ignored.

**[0067]** In the above description, "building integrally" and "arranging integrally," contrary to "providing separately" used earlier, mean, when the gate driver 16 and other components are integrated into an IC, assembling the gate driver 16 and the selection voltage feed circuit 18 into the same single IC. Even in a case where the gate driver 16 and the selection voltage feed circuit 18 are assembled into physically separate ICs, if these ICs are substantially built into a single part, as by being molded together, doing so can be understood as equivalent to "building integrally" and "arranging integrally" as meant in the above description.

**[0068]** In the first and second embodiments described above, it is preferable that the pixel transistors be built as TFTs, and that these TFTs be formed of amorphous silicon. In both the embodiments, the conventionally encountered problem of degraded image quality attributable to the voltage shift (corresponding to  $\Delta V_1$   $\Delta V_1$  in Fig. 6) has been solved. Accordingly, even when amorphous silicon is used instead of low-temperature polysilicon, resulting in the liquid crystal display panel having lower image quality, it is possible not only to compensate for this loss in image quality but also to reduce the number of steps involved in the manufacturing process. This makes it possible to manufacture large-screen liquid crystal display panels inexpensively.

## 55 Industrial applicability

**[0069]** As described above, according to the present invention, it is possible to realize an active matrix type

liquid crystal display device that operates with low power consumption, that has a simple circuit configuration, that achieves switching without producing a surge voltage, that produces stably stepwise shifting gate pulses, and that thus offers good display quality.

## Claims

1. An active matrix type liquid crystal display device comprising:

pixel electrodes that are arranged in a matrix and that are driven by pixel transistors respectively;

a plurality of gate lines ( $X_n$ ;  $X_{n+1}$ ;  $X_{n+2}$ ;...) that are connected, in a column-by-column fashion, to gate electrodes of the pixel transistors;

a plurality of source lines that are connected, in a row-by-row fashion, to source electrodes of the pixel transistors;

a source driver for feeding an image signal to the source lines;

a gate driver (16) for sequentially controlling, during one selection period after another,

gate pulse control switches (24) to switch one of the gate lines after another from a low-level gate voltage source (VGL) to an output point of a selection voltage feed circuit (18);

wherein the selection voltage feed circuit (18) has:

a first power source (VGH0) adapted to feed a predetermined first gate selection voltage for turning on a pixel transistor;

a second power source (VANA) adapted to feed a second gate selection voltage for turning on a pixel transistor, said second gate selection voltage being lower than the predetermined first gate selection voltage;

wherein the voltage of the low-level gate voltage source (VGL) is lower than said second gate selection voltage, and causes a pixel transistor to turn off;

a switch (20) having a first terminal coupled to the first power source (VGH0) and having a second terminal coupled to said output point of the selection voltage feed circuit (18);

wherein said display device is arranged to keep the switch (20) connecting the first power source (VGH0) to the output point of the selection voltage feed circuit (18) from a start of the selection period for a time span shorter than the selection period, so as to cause the predetermined first gate selection voltage to appear at said output point of the selection voltage feed circuit, and said display device is further arranged to cause said second gate selection voltage to appear at

said output point of said selection voltage feed circuit in said selection period after said time span;

**characterised by** a diode (22) having an anode connected to the second power source (VANA) and having a cathode connected to the second terminal of said switch (20).

2. The active matrix type liquid crystal display device of claim 1, wherein the pixel transistors are formed of amorphous silicon.

3. The active matrix type liquid crystal display device of claim 1, wherein the selection voltage feed circuit (18) is provided separately from the gate driver (16).

4. The active matrix type liquid crystal display device of claim 1, wherein as the switch (20), a plurality of switches ( $Tr_n$ ;  $Tr_{n+1}$ ;  $Tr_{n+2}$ ;...) are provided one for each gate line ( $X_n$ ;  $X_{n+1}$ ;  $X_{n+2}$ ;...), in parallel with one another.

## Patentansprüche

1. Aktivmatrix-Flüssigkristall-Anzeigeeinrichtung, welche umfasst:

Pixelelektroden, welche in einer Matrix angeordnet sind und welche durch Pixeltransistoren entsprechend angesteuert werden;

mehrere Gate-Leitungen ( $X_n$ ;  $X_{n+1}$ ;  $X_{n+2}$ ; ...), welche in einer Weise Spalte um Spalte mit Gateelektroden der Pixeltransistoren verbunden sind;

mehrere Source-Leitungen, welche in einer Weise Reihe um Reihe mit Source-Elektroden der Pixeltransistoren verbunden sind;

eine Source-Ansteuerung zum Zuführen eines Bildsignals zu den Source-Leitungen;

eine Gate-Ansteuerung (16) zum sequentiellen Steuern während einer Auswahlperiode nach einer anderen von Gate-Impuls-Steuerschaltern (24), um eine der Gate-Leitungen nach der anderen von einer Niedrigenpegel-Gate-Spannungsquelle (VGL) an einen Ausgangssignalkpunkt einer Auswahlspannungs-Speiseschaltung (18) zu schalten, wobei die Auswahlspannungs-Speiseschaltung (18) hat:

eine erste Spannungsquelle (VGH0), die ausgebildet ist, eine vorher bestimmte erste Gate-Auswahlspannung zuzuführen, um einen Pixeltransistor einzuschalten;

eine zweite Spannungsquelle (VANA), die ausgebildet ist, eine zweite Gate-Auswahlspannung zum Einschalten eines Pixeltransistors zuzuführen, wobei die zweite Gate-Auswahlspannung niedriger ist als die vorher bestimmte erste

Gate-Auswahlspannung;  
 wobei die Spannung der Niedrigpegel-Gate-Spannungsquelle (VGL) niedriger ist als die zweite Gate-Auswahlspannung, und veranlasst, dass ein Pixeltransistor abschaltet;  
 einen Schalter (20), der einen ersten Anschluss hat, der mit der Spannungsquelle (VGH0) gekoppelt ist und der einen zweiten Anschluss hat, der mit dem Ausgangssignalpunkt der Auswahlspannungs-Speiseschaltung (18) gekoppelt ist;  
 wobei die Anzeigeeinrichtung eingerichtet ist, den Schalter (20) zu halten, der die erste Spannungsquelle (VGH0 mit dem Ausgangssignalpunkt der Auswahlspannungs-Speiseschaltung (18) von einem Start der Auswahlperiode eine Zeitspanne lang verbindet, welche kürzer ist als die Auswahlperiode, um somit zu veranlassen, dass die vorher bestimmte Gate-Auswahlspannung am Ausgangssignalpunkt der Auswahlspannungs-Speiseschaltung auftritt, und die Anzeigeeinrichtung weiter eingerichtet ist, um zu veranlassen, dass die zweite Gate-Auswahlspannung am Ausgangssignalpunkt der Auswahlspannungs-Speiseschaltung in der Auswahlperiode nach der bestimmten Zeitspanne erscheint;  
**gekennzeichnet durch** eine Diode (22), welche eine Anode hat, welche mit der zweiten Spannungsquelle (VANA) verbunden ist und welche eine Kathode hat, welche mit dem zweiten Anschluss des Schalters (20) verbunden ist.

2. Aktivmatrix-Flüssigkristall-Anzeigeeinrichtung nach Anspruch 1, wobei die Pixeltransistoren aus amorphem Silizium gebildet sind.
3. Aktivmatrix-Flüssigkristall-Anzeigeeinrichtung nach Anspruch 1, wobei die Auswahlspannung-Speiseschaltung (18) separat von der Gate-Ansteuerung (16) vorgesehen ist.
4. Aktivmatrix-Flüssigkristall-Anzeigeeinrichtung nach Anspruch 1, wobei als Schalter (20) mehrere Schalter ( $Trm$ ;  $Trm+1$ ,  $Trm+2$ :...), einer für jede Gate-Leitung ( $Xn$ ;  $Xn+1$ ;  $Xn+2$ ; ...), parallel zueinander vorgesehen sind.

## Revendications

1. Dispositif à cristaux liquides de type matrice active comprenant :

des électrodes de pixel qui sont dans une matrice et qui sont commandées par des transistors de pixel respectivement;  
 une pluralité de lignes de grille ( $Xn$ ;  $Xn+1$ ;  $Xn+2$  ;...) qui sont connectées, d'une façon co-

lonne par colonne, à des électrodes de grille des transistors de pixel ;  
 une pluralité de lignes de source qui sont connectées, d'une façon ligne par ligne, à des électrodes de source des transistors de pixel ;  
 un dispositif de commande de source pour transmettre un signal d'image aux lignes de source ;  
 un dispositif de commande de grille (16) pour contrôler séquentiellement, pendant une période de sélection après l'autre, des commutateurs de commande d'impulsion de grille (24) pour commuter une des lignes de grille après l'autre depuis une source de tension de grille de niveau faible (VGL) à un point de sortie d'un circuit d'alimentation de tension de sélection (18) ;  
 où le circuit d'alimentation de tension de sélection (18) a :  
 une première source d'alimentation (VGH0) adaptée pour alimenter une première tension de sélection de grille prédéterminée pour activer un transistor de pixel ;  
 une deuxième source d'alimentation sélectionnée (VANA) adaptée pour alimenter une deuxième tension de sélection de grille pour activer un transistor de pixel, ladite deuxième tension de sélection de grille étant plus faible que la première tension de sélection de grille prédéterminée ;  
 où la source de tension de grille de niveau faible (VGL) est inférieure à ladite deuxième tension de sélection de grille, et amène un transistor de pixel à être désactivé ;  
 un commutateur (20) ayant une première borne couplée à la première source d'alimentation (VGH0) et ayant une deuxième borne couplée audit point de sortie du circuit d'alimentation de tension de sélection (18) ;  
 où ledit dispositif d'affichage est agencé pour maintenir le commutateur (20) reliant la première source d'alimentation (VGH0) au point de du circuit d'alimentation de tension de sélection (18) du de la période de sélection pendant une durée plus courte que la période de sélection, de manière à amener la première tension de sélection de grille prédéterminée à apparaître audit point de sortie du circuit d'alimentation de tension de sélection, et dispositif d'affichage est en outre configuré de manière à amener ladite deuxième tension de sélection de grille à apparaître audit point de sortie dudit circuit d'alimentation de tension de sélection dans ladite période de sélection après ladite période ;  
**caractérisé par** une diode (22) ayant une anode connectée à la deuxième source d'alimentation (VANA) et ayant une cathode connectée à la deuxième borne dudit commutateur (20),

2. Dispositif d'affichage à cristaux liquides de type matrice active de la revendication 1, dans lequel les transistors de pixel sont formés de silicium amorphe.
3. Dispositif d'affichage à cristaux liquides de type matrice active de la revendication 1, dans lequel le circuit d'alimentation de tension de sélection (18) est disposé séparément du dispositif de commande de grille (16).  
5  
10
4. Dispositif d'affichage à cristaux liquides de type matrice active de la revendication 1, dans lequel en tant que commutateur (20), une pluralité de commutateurs ( $T_{rn}$  ;  $T_{m+1}$  ;  $T_{m+2}$  ; ...) sont disposés, un pour chaque ligne de grille ( $X_n$  ;  $X_{n+1}$  ;  $X_{n+2}$  ; ...), en parallèle les uns avec les autres.  
15

20

25

30

35

40

45

50

55

FIG.1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6




FIG.7





FIG.8



**REFERENCES CITED IN THE DESCRIPTION**

*This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.*

**Patent documents cited in the description**

- JP H63647 A [0010]
- GB 2341714 A [0024]

专利名称(译)	有源矩阵型液晶显示装置		
公开(公告)号	<a href="#">EP1577873A4</a>	公开(公告)日	2008-06-25
申请号	EP2003786339	申请日	2003-12-25
[标]申请(专利权)人(译)	三洋电机株式会社 鸟取三洋电机株式会社		
申请(专利权)人(译)	SANYO ELECTRIC CO. , LTD. 鸟取三洋电机有限公司.		
当前申请(专利权)人(译)	SANYO ELECTRIC CO. , LTD. 鸟取三洋电机有限公司.		
[标]发明人	KOBAYASHI YASUHIRO SANYO EPSON IMAGING DEVICES C REMBUTSU KEIICHI SANYO EPSON IMAGING DEVICES CO HIRAGA SATORU SANYO EPSON IMAGING DEVICES COR		
发明人	KOBAYASHI, YASUHIRO, SANYO EPSON IMAGING DEVICES C REMBUTSU, KEIICHI, SANYO EPSON IMAGING DEVICES CO. HIRAGA, SATORU, SANYO EPSON IMAGING DEVICES COR		
IPC分类号	G02F1/1368 G02F1/133 G09G3/20 G09G3/36		
CPC分类号	H03K17/6257 G09G3/3677 G09G3/3696 G09G2310/06 G09G2320/0219 G09G2330/021 H03K17/164 H03K17/603 H03K17/74 H03K17/76		
优先权	2002378777 2002-12-27 JP		
其他公开文献	EP1577873A1 EP1577873B1		
外部链接	<a href="#">Espacenet</a>		

摘要(译)

一种有源矩阵型液晶显示装置，能够降低功耗并消除开关损耗，以便在选择期间逐步改变提供给栅极线的栅极脉冲时不引起浪涌。该装置包括作为选择电压供应电路（18）的用于提供预定选择电压的第一电源（VGHO）和用于提供低于选择电压预定值的电压的第二电源（VANA），从而来自第二电源的电压总是施加到选择电压供给电路的输出点（VG1），并且来自第一电源的电压在比从选择时间开始的选择时间短的时间内叠加，从而逐步施加栅极脉冲（GPN，GPN + 1，GPN + 2，.....）到预定的选定栅极线（Xn，Xn + 1，Xn + 2，.....）。

