



(11) **EP 2 667 376 A1**

(12) **EUROPEAN PATENT APPLICATION**
published in accordance with Art. 153(4) EPC

(43) Date of publication:
27.11.2013 Bulletin 2013/48

(51) Int Cl.:
G09G 3/36 (2006.01) **G02F 1/1362** (2006.01)
G02F 1/1368 (2006.01) **G02F 1/133** (2006.01)
G11C 19/28 (2006.01)

(21) Application number: **12842680.6**

(22) Date of filing: **23.11.2012**

(86) International application number:
PCT/CN2012/085194

(87) International publication number:
WO 2013/143307 (03.10.2013 Gazette 2013/40)

(84) Designated Contracting States:
AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

(72) Inventors:
• **CHEN, Xi**
Beijing 100176 (CN)
• **CUI, Wenhai**
Beijing 100176 (CN)

(30) Priority: **29.03.2012 CN 201210089393**

(71) Applicant: **Beijing Boe Optoelectronics Technology Co. Ltd.**
Beijing 100176 (CN)

(74) Representative: **Klunker . Schmitt-Nilson . Hirsch Patentanwälte**
Destouchesstrasse 68
80796 München (DE)

(54) **GATE ELECTRODE DRIVING CIRCUIT, GATE ELECTRODE DRIVING METHOD, AND LIQUID CRYSTAL DISPLAY DEVICE**

(57) The present disclosure provides a gate driving circuit, a gate driving method and a liquid crystal display. Said gate driving circuit includes shift registers at a plurality of stages, wherein the shift register at each stage includes a pull-up driving unit, a pull-up unit, a reset unit, a pull-down unit and a supplementary unit; said pull-up unit is used for making a clock signal at a first clock terminal an output signal of the shift register at the present stage when being turned on; said supplementary unit,

connected to said pull-up unit, is used for making a clock signal at a second clock terminal the output signal of the shift register at the present stage when being turned on. With the supplementary unit of the shift register at each stage in the gate driving circuit, the present disclosure controls the output of the shift register through turning on the supplementary unit at the instant of the TFT being turned off, which can reduce voltage jump of a pixel, achieve the MLG function and enhance the picture quality of the LCD.




Fig.4

EP 2 667 376 A1

Description

TECHNICAL FIELD OF THE DISCLOSURE

[0001] The present disclosure relates to the technical field of gate driving, and in particular relates to a gate driving circuit, a gate driving method and a liquid crystal display (LCD).

BACKGROUND

[0002] The LCD is a commonly-used panel display, wherein the Thin Film Transistor Liquid Crystal Display (TFT-LCD) is the mainstream product in the current liquid crystal displays. With the increasingly fierce competition in the TFT-LCD products, the manufacturers have to reduce the cost of their products by using new techniques, so as to enhance the market competitiveness of the products. Wherein, GOA (Gate on Array) technique refers to integrating a gate driver of TFT-LCD on an array substrate, thereby forming a scan driving of the panel. Compared with the traditional COF (Chip On Flex / Film) process and the COG (Chip On Glass) process, it not only can save cost, but also can achieve a beautiful design of symmetry of both sides, leaving out binding region and fan-out wiring space of a gate integrated circuit (Gate IC), thereby achieving a narrow border design. At the same time, a Gate direction binding process can be saved, which is more favorable for enhancing the productivity and yield.

[0003] However, compared to the COF and COG techniques, GOA technique also has some problems. An existing gate driving circuit includes shift registers at a plurality of stages, and Figure 1 is a structure diagram of the shift register at each stage in the existing gate driving circuit. As shown in Figure 1, said shift register at each stage comprises a first TFT switching device M1, a second TFT switching device M2, a third TFT switching device M3, a fourth TFT switching device M4, a pull-down unit PD and a boost device C1; wherein a drain and a gate of M1 is connected to an input terminal (INPUT), and receives an output signal of the shift register at a previous stage; a drain of M2 is connected to a source of M1, a gate of M2 is connected to a reset terminal (RESET) and receives an output signal of the shift register at a next stage, and a source of M2 is connected to a low-voltage signal terminal (VSS) and receives a low-voltage signal; a drain of M3 is connected to a clock signal terminal, a gate of M3 is connected to the source of M1, and a source of M3 serves as a signal output terminal (OUTPUT) of the shift register at the present stage; a drain of M4 is connected to the source of M3, a gate of M4 is connected to the reset terminal (RESET), and a drain of M4 is connected to the low-voltage signal terminal (VSS); one terminal of C1 is connected respectively to the source of M1 and the gate of M3, and the other terminal of C1 is connected to the source of M3; the pull-down unit PD is not only in parallel with C1, but also one

terminal thereof is connected to the low-voltage signal terminal (VSS), and another terminal is connected to the drain of M3.

[0004] The operational principle of the aforementioned gate driving circuit is: when an input signal at INPUT is at a high level, M1 is turned on, and a node PU is charged; when a clock signal at the clock signal terminal is at the high level, M3 is turned on, the pulse of the clock signal is outputted at OUTPUT, and at the same time the node PU is further pulled up due to bootstrapping of C1; thereafter M2 and M4 are turned on by a reset signal at RESET, so as to discharge the node PU and OUTPUT. Next, the circuit devices of the pull-down unit PD are controlled by the clock signal to discharge the node PU and OUTPUT, ensuring that there will be no noise occurring in the line corresponding to the shift register at the present stage during the non-operating time, the specific timing sequence of respective signals being as shown in Figure 2. In normal circumstances, when the shift register shown in Figure 1 is applied, at the instant of TFT being turned off, the signal at OUTPUT jumps from the high level to a low level, and the voltage jump of the pixel is large, thus affecting the picture quality of LCD.

[0005] In normal circumstances, it may be considered to add the function of a multi-level gate (MLG) to the gate driving circuit, so as to reduce the voltage jump and improve the picture quality. The generation principle of MLG is to draw a feedback signal from the output terminal to DC/DC IC and subsequently to generate a voltage and output it.

[0006] However, α -Si process is typically adopted in the existing gate driving circuit. Considering the mobility of TFT in the α -Si process under a low-temperature condition will drop by about half compared to that under a high-temperature condition, therefore, in order to avoid the situation of failure occurring when the gate driving circuit is in the low-temperature condition, a solution of adding a temperature compensation circuit outside of the gate driving circuit is usually adopted, and particularly a thermo-sensitive device can be connected in parallel with the feedback circuit generating the gate high level V_{gh} to cause V_{gh} to rise with the temperature falling down.

[0007] However, once the effectiveness of the gate driving circuit is guaranteed by way of using temperature compensation, the voltage of V_{gh} may rise to more than 30V, while DC/DC IC cannot withstand such a high voltage, and in this case the function of MLG will be deactivated. Once the function of MLG is deactivated, there will be a large voltage jump at the instant of TFT being turned off, thus affecting the picture quality of TFT panel.

SUMMARY

[0008] In view of this, the main object of the present disclosure is to provide a gate driving circuit, a gate driving method and a display that can realize a gate driving circuit having a MLG function.

[0009] An embodiment of the present disclosure pro-

vides a gate driving circuit, including a plurality of shift registers at a plurality of stages, wherein the shift register at each stage includes a pull-up driving unit, a pull-up unit, a reset unit and a pull-down unit, said shift register further including: a supplementary unit; wherein,

[0010] said pull-up unit is used for making a clock signal at a first clock terminal an output signal of the shift register at the present stage when being turned on;

[0011] said supplementary unit, connected to said pull-up unit, is used for making a clock signal at a second clock terminal the output signal of the shift register at the present stage when being turned on.

[0012] In one example, said pull-up driving unit, connected to an input node of the pull-up unit, is used for controlling ON and OFF of the pull-up unit.

[0013] In one example, said pull-up driving unit comprises a first TFT switching device and a second TFT switching device; wherein,

[0014] a drain and a gate of the first TFT switching device are connected to an output terminal of the shift register at a previous stage;

[0015] a drain of said second TFT switching device is connected to the source of said first TFT switching device, a gate of said second TFT switching device is connected to an output terminal of the shift register at a next stage, and a source of said second TFT switching device is connected to a low level.

[0016] In one example, said pull-up unit includes a third TFT switching device and a boost device; Wherein,

[0017] a drain of said third TFT switching device is connected to the first clock terminal, a gate of said third TFT switching device is connected to the source of said first TFT switching device, and a source of said third TFT switching device is an output terminal of the shift register at the present stage;

[0018] the boost device has a first terminal respectively connected to the source of said first TFT switching device and the gate of said third TFT switching device and a second terminal connected to the source of said third TFT switching device.

[0019] In one example, said reset unit includes a fourth TFT switching device; a drain of said fourth TFT switching device is connected to the source of the third TFT switching device, a gate of said fourth TFT switching device is connected to the output terminal of the shift register at the next stage, and a source of said fourth TFT switching device is connected to the low level.

[0020] In one example, said supplementary unit includes a fifth TFT switching device and a sixth TFT switching device; wherein,

[0021] a drain and a gate of the fifth TFT switching device are connected to the second clock terminal, a drain of the sixth TFT switching device is connected to the source of the fifth TFT switching device, a gate of the sixth TFT switching device is connected to the source of the first TFT switching device of said pull-up driving unit, and a source of the sixth TFT switching device is connected to the output terminal of said pull-up unit and

meanwhile serves as the output terminal of the shift register at the present stage.

[0022] In one example, said fifth switching device and said sixth TFT switching device are metal-oxide-semiconductor field effect transistors.

[0023] In one example, the clock signal at said second clock terminal jumps into its high level at the instant of the clock signal at the first clock terminal becoming the low level.

[0024] An embodiment of the invention provides a liquid crystal display comprising the gate driving circuit as described above.

[0025] An embodiment of the invention also provides a gate driving method comprising:

[0026] turning on the pull-up driving unit and beginning to charge the shift register at the present stage when the output signal at the output terminal of the shift register at the previous stage is at a high level;

[0027] turning on the pull-up unit and making the clock signal at the first clock terminal the output signal of the shift register at the present stage when the clock signal at the first clock terminal is at its high level and the clock signal at the second clock terminal is at the low level;

[0028] the clock signal at said first clock terminal jumping into the low level and the clock signal at said second clock terminal jumping into its high level, turning on the supplementary unit and making the clock signal at said second clock terminal the output signal of the shift register at the present stage.

[0029] In one example, the high level of the clock signal at said second clock terminal is lower than the high level of the clock signal at said first clock terminal.

[0030] With the supplementary unit of the shift register at each stage in the gate driving circuit, the present disclosure controls the output of the shift register through turning on the supplementary unit at the instant of the TFT being turned off, which is possible to reduce the voltage jump of the pixel, achieve the MLG function and enhance the picture quality of the LCD.

BRIEF DESCRIPTION OF THE DRAWINGS

[0031] Figure 1 is a schematic structure diagram of a shift register at each stage in the existing gate driving circuit;

[0032] Figure 2 is a timing diagram of input and output signals of a shift register in the existing gate driving circuit as shown in Figure 1;

[0033] Figure 3 is a schematic diagram of the function structure of a shift register in the gate driving circuit according to an embodiment of the present invention;

[0034] Figure 4 is a structure diagram of a specific implementation of a shift register in the gate driving circuit according to an embodiment of the present invention;

[0035] Figure 5 is a timing diagram of input and output signals of a shift register in the gate driving circuit according to an embodiment of the present invention;

[0036] Figure 6 is a schematic principle diagram of the

MLG function being implemented by the gate driving circuit according to an embodiment of the present invention; **[0037]** Figure 7 is a schematic flowchart of the gate driving method according to an embodiment of the present invention.

[0038] Explanation of Symbols: M1-a first TFT switching device; M2-a second TFT switching device; M3-a third TFT switching device; M4-a fourth TFT switching device; M5-a fifth TFT switching device; M6-a sixth TFT switching device; PD-a pull-down unit; C1-a boost device; 31-a GOA circuit unit; 32-a supplementary unit.

DETAILED DESCRIPTION

[0039] In order for those skilled in the art understanding the technical solution sought for protection in the present disclosure, the gate driving circuit and method and the liquid crystal display provided in the embodiments of the present disclosure will be described with reference to the accompanying drawings. Obviously, the embodiments given in the present application are only some but not all of the embodiments of the present disclosure, and all other embodiments obtained by those skilled in the art without paying any creative labor shall fall within the protection scope of the present disclosure.

[0040] The basic idea of embodiments of the present invention is: said gate driving circuit includes shift registers at a plurality of stages, wherein the shift register at each stage includes a pull-up driving unit, a pull-up unit, a reset unit, a pull-down unit, and further comprises: a supplementary unit; wherein said pull-unit is used for making a clock signal at a first clock terminal an output signal of the shift register at the present stage when being turned on; said supplementary unit is connected to said pull-up unit and is used for making a clock signal at a second clock terminal the output signal of the shift register at the present stage when being turned on.

[0041] In order that the object, technical solution and advantages of the present disclosure become clearer, the present disclosure is described in further detail by illustrating the following examples with reference to the accompanying drawings.

[0042] Figure 3 illustrates the functional configuration of the shift register of each stage in the gate driving circuit of the present disclosure, and as shown in Figure 3, the shift register comprises a GOA circuit unit 31 and a supplementary unit 32; wherein the GOA circuit unit 31 is connected to an input terminal (INPUT), a reset terminal (RESET), a first clock terminal (CLK1) and a low-voltage signal terminal (VSS), said input terminal (INPUT) receives an output signal of the shift register at a previous stage, said reset terminal (RESET) receives an output signal of the shift register at a next stage, said low signal terminal (VSS) receives a low-voltage signal, and under normal circumstances, a voltage level of said low signal terminal (VSS) is the same as a low level of a clock signal at CLK1; the supplementary unit 32 is connected to a second clock terminal (CLK2) and an output terminal

(OUTPUT) of the GOA circuit unit 31 respectively, and is used for controlling the output of the GOA circuit unit 31.

[0043] The specific operating process of the above-mentioned shift register is: when the clock signal at CLK1 is at its high level, the clock signal at CLK2 is at a low level, the output signal at OUTPUT is the pulse signal at CLK1, and the voltage value at that time is referred to as Vgh1; when the clock signal at CLK1 becomes the low level, the clock signal at CLK2 of the supplementary unit 32 turns into its high level, at this time the supplementary unit 32 is turned on, the output signal at OUTPUT is the pulse signal at CLK2, and the voltage value at that time is referred to as Vgh2. In view of the overall situation, the output voltage value at OUTPUT jumps from Vgh1 to Vgh2, which, relative to the shift register of the existing gate driving circuit directly jumping from Vgh1 to 0, greatly reduces the jump voltage of the pixel, thereby achieving the MLG function and enhancing the picture quality.

[0044] Figure 4 shows a specific implementation structure of the shift register of the gate driving circuit according to an embodiment of the present disclosure, and as shown in Figure 4, the aforesaid GOA circuit unit 31 includes a pull-up driving unit, a pull-up unit, a reset unit, a pull-down unit and a supplementary unit, wherein said pull-unit is used for making the clock signal at a first clock terminal the output signal of the shift register at the present stage when being turned on; said supplementary unit is connected to said pull-up unit and is used for making the clock signal at the second clock terminal the output signal of the shift register at the present stage when being turned on.

[0045] Wherein, said pull-up driving unit, connected to an input node of the pull-up unit, is used for controlling ON and OFF of the pull-up unit.

[0046] In one example, said pull-up driving unit further comprises a first TFT switching device M1 and a second TFT switching device M2;

[0047] said pull-up unit includes a third TFT switching device M3 and a boost device C1;

[0048] a drain and a gate of said M1 are connected to the INPUT; a drain of said M2 is connected to a source of said M1, a gate of said M2 is connected to the RESET, and a source of said M2 is connected to the VSS; a drain of said M3 is connected to the CLK1, a gate of said M3 is connected to the source of said M1, and a source of said M3 is the output terminal of said GOA circuit unit 31 and also the output terminal of the shift register at the present stage; said C1 has a first terminal connected to the source of said M1 and the gate of said M3 and a second terminal connected to the source of the M3.

[0049] In one example, further, said reset unit specifically includes a fourth TFT switching device M4; a drain of said M4 is connected to the source of the M3, a gate of said M4 is connected to RESET, and a source of said M4 is connected to VSS.

[0050] In one example, further, the GOA circuit unit 31 also includes: a pull-down unit PD, connected in parallel with the C1, has a first terminal connected to the VSS

and a second terminal connected to the drain of said M3.

[0051] In one example, the above-mentioned supplementary unit 32 specifically includes a fifth TFT switching device M5 and a sixth TFT switching devices M6; wherein a drain and a gate of said M5 are connected to CLK2, a drain of the M6 is connected to a source of the M5, a gate of the M6 is connected to the first terminal of C1 in the pull-up driving unit of the GOA circuit unit 31, and a source of the M6 is connected the output terminal of the pull-up unit, i.e. the source of the M3, and also serves as the output terminal of the shift register at the present stage.

[0052] Wherein, the above-mentioned M1, M2, M3, M4, M5 and M6 specifically can be metal-oxide-semiconductor (MOS) field effect transistors.

[0053] The specific operating process of said gate driving circuit is: when the input signal at INPUT is at its high level, the M1 is turned on and the node PU is charged; when the clock signal at CLK1 is at its high level and the clock signal at CLK2 is a low level, the M3 is turned on, at this time the output signal at OUTPUT is the pulse signal at CLK1, the voltage value at this time is referred to as Vgh1, and meanwhile a first bootstrapping function of C1 pulls up the node PU for the first time. Then, when the clock signal at CLK1 turns into the low level, the clock signal at CLK2 of the supplementary unit 32 turns into its high level and lasts a short time, at this time M5 and M6 are turned on, the output signal at OUTPUT is the pulse signal at CLK2, the voltage value at this time is referred to as Vgh2, a second bootstrapping function of C1 pulls up the node PU once again. In view of the overall situation, the output voltage value at OUTPUT jumps from Vgh1 to Vgh2, which, relative to the shift register of the existing gate driving circuit directly jumping from Vgh1 to 0, greatly reduces the jump voltage of the pixel, thereby achieving the MLG function and enhancing the picture quality. Then, the node PU and OUTPUT are discharged by CLK1 controlling the pull-down unit PD, thereby guaranteeing that the shift register of the gate driving circuit will not produce noise in the non-operating time.

[0054] Specifically, during the above process, the timing diagrams of the respective input and output signals can refer to Figure 5. As can be seen from Figure 5, the voltage value of CLK2 Vgh2 is lower that of CLK1 Vgh1. It should be understood that the input signal at the INPUT in Figure 5 is illustrated by the output signal of the shift register at the previous stage of the existing gate driving circuit, and when the gate driving circuit according to the embodiment of the present disclosure is particularly used, the timing diagram of the input signal at the INPUT is the output signal of the shift register at the previous stage of the gate driving circuit according to the embodiment of the present invention.

[0055] Figure 6 shows the principle of the MLG function achieved by the gate driving circuit according to the embodiment of the present disclosure. As shown in Figure 6, at the instant of CLK1 turning into a low level, i.e. at the instant of TFT being turned off, OUTPUT will also

turn into the low level, however, since there is an input from CLK2, the value of the output voltage at OUTPUT at this time is Vgh2 and at this time a recharging will occur, thereby achieving an effect of reducing the jump voltage ΔV_p of pixel, and then enhancing the picture quality; wherein Vp in Figure 6 is the voltage waveform of the pixel, Vcom is the voltage of a common electrode, Vd is the voltage waveform of a data line (Data), and Vgl is the low level of the gate.

[0056] Embodiments of the disclosure further provide a liquid crystal display, wherein said liquid crystal display comprises the gate driving circuit as described above.

[0057] Embodiments of the present disclosure also provide a gate driving method implemented by taking advantage of the aforesaid gate driving circuit, and the implementation flow of said method can refer to Figure 7, comprising:

[0058] Step 701, turning on the pull-up driving unit and beginning to charge the shift register at the present stage when the output signal at the output terminal of the shift register at the previous stage is at a high level;

[0059] Step 702, turning on the pull-up unit and making the clock signal at the first clock terminal the output signal of the shift register at the present stage when the clock signal at the first clock terminal is its high level and the clock signal at the second clock terminal is at a low level;

[0060] Step 703, the clock signal at said first clock terminal jumping into the low level, the clock signal at said second clock terminal jumping into its high level, turning on the supplementary unit and making the clock signal at said second clock terminal the output signal of the shift register at the present stage.

[0061] Wherein, the high level of the clock signal at said second clock terminal is lower than the high level of the clock signal at said first clock terminal. Wherein, the difference between the high level of the clock signal at said second clock terminal and that of the clock signal at said first clock terminal is determined according to the specific situation of the actual application.

[0062] Description above is only the preferred embodiment of the present invention, but not intended to limit the protection scope of the present invention. It is possible for an ordinary skilled person in the art to make various variations and modifications without departing from the spirit and substance of the present invention, and these variations and modifications are also considered as the protection scope of the present invention.

Claims

1. A gate driving circuit comprising shift registers at a plurality of stages, wherein the shift register at each stage including a pull-up driving unit, a pull-up unit, a reset unit and a pull-down unit, said shift register further including: a supplementary unit; wherein, said pull-up unit is used for making a clock signal at a first clock terminal an output signal of the shift reg-

ister at the present stage when being turned on; said supplementary unit, connected to said pull-up unit, is used for making a clock signal at a second clock terminal the output signal of the shift register at the present stage when being turned on.

- 2. The gate driving circuit according to Claim 1, wherein said pull-up driving unit, connected to an input node of the pull-up unit, is used for controlling ON and OFF of the pull-up unit.
- 3. The gate driving circuit according to Claim 2, wherein said pull-up driving unit includes a first TFT switching device and a second TFT switching device; wherein, a drain and a gate of the first TFT switching device are connected to an output terminal of the shift register at the present stage; a drain of said second TFT switching device is connected to the source of said first TFT switching device, a gate of said second TFT switching device is connected to an output terminal of the shift register at a next stage, and a source of said second TFT switching device is connected to a low level.
- 4. The gate driving circuit according to Claim 3, wherein said pull-up unit includes a third TFT switching device and a boost device; wherein, a drain of said third TFT switching device is connected to the first clock terminal, a gate of said third TFT switching device is connected to the source of said first TFT switching device, and a source of said third TFT switching device is an output terminal of the shift register at the present stage; said boost device has a first terminal respectively connected to the source of said first TFT switching device and the gate of said third TFT switching device and a second terminal connected to the source of said third TFT switching device.
- 5. The gate driving circuit according to Claim 4, wherein said reset unit includes a fourth TFT switching device; a drain of said fourth TFT switching device is connected to the source of the third TFT switching device, a gate of said fourth TFT switching device is connected to the output terminal of the shift register at the next stage, and a source of said fourth TFT switching device is connected to a low level.
- 6. The gate driving circuit according to Claim 5, wherein said supplementary unit includes a fifth TFT switching device and a sixth TFT switching device; wherein, a drain and a gate of the fifth TFT switching device are connected to the second clock terminal, a drain of the sixth TFT switching device is connected to a source of the fifth TFT switching device, a gate of the sixth TFT switching device is connected to the source of the first TFT switching device of said pull-up driving unit, and a source of the sixth TFT switch-

ing device is connected to the output terminal of said pull-up unit and also serves as the output terminal of the shift register at the present stage.

- 5 7. The gate driving circuit according to Claim 6, wherein said fifth switching device and said sixth TFT switching device are metal-oxide-semiconductor field effect transistors.
- 10 8. The gate driving circuit according to Claim 6, wherein the clock signal at said second clock terminal jumps into its high level at the instant of the clock signal at the first clock terminal becoming the low level.
- 15 9. A liquid crystal display comprising the gate driving circuit according to any of Claims 1-8.
- 20 10. A gate driving method for the gate driving circuit according to any of Claims 1-8, comprising:
 - turning on the pull-up driving unit and beginning to charge the shift register at the present stage when the output signal at the output terminal of the shift register at a previous stage is at a high level;
 - turning on the pull-up unit and making the clock signal at the first clock terminal the output signal of the shift register at the present stage when the clock signal at the first clock terminal is at its high level and the clock signal at the second clock terminal is at a low level;
 - the clock signal at said first clock terminal jumping into the low level, the clock signal at said second clock terminal jumping into its high level, turning on the supplementary unit and making the clock signal at said second clock terminal the output signal of the shift register at the present stage.
- 25 11. The gate driving method according to Claim 10, wherein the high level of the clock signal at said second clock terminal is lower than the high level of the clock signal at said first clock terminal.
- 30
- 35
- 40
- 45
- 50
- 55




Fig.1




Fig.2




Fig.3




Fig.4




Fig.5




Fig.6




Fig.7

INTERNATIONAL SEARCH REPORT

International application No.

PCT/CN2012/085194

A. CLASSIFICATION OF SUBJECT MATTER		
See the extra sheet		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols)		
IPC: G09G 3, G02F 1/13, G11C 19, G11C 27/04		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
CNABS, VEN, CNTXT, USTXT, EPTXT, WOTXT, CNKI: gate drive, scanning drive, pull down, jump, multi grid, amorphous silicon, array, line drive, level, supplement, compensate, reset, goa, gip, asg, gate w driv+ w on w array, gate w on w array, integrat+, panel?, substrate?, shift w register+, voltage, pull w up+, kickback+, output+, clock+, feed w through+, amorphous, silicon, Si		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
PX	CN 102779494 A (BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.), 14 November 2012 (14.11.2012), description, paragraphs 0040-0061, and figures 1-7	1-11
Y	CN 102012591 A (BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.), 13 April 2011 (13.04.2011), description, paragraphs 0033-0053, and figures 2-6	1-11
Y	CN 102013244 A (AU OPTRONICS CORP.), 13 April 2011 (13.04.2011), description, paragraphs 0030-0044, and figures 1-6	1-11
A	CN 101174070 A (SAMSUNG ELECTRONICS CO., LTD.), 07 May 2008 (07.05.2008), the whole document	1-11
<input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C. <input checked="" type="checkbox"/> See patent family annex.		
* Special categories of cited documents:		
“A” document defining the general state of the art which is not considered to be of particular relevance	“T” later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention	
“E” earlier application or patent but published on or after the international filing date	“X” document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone	
“L” document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	“Y” document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art	
“O” document referring to an oral disclosure, use, exhibition or other means	“&” document member of the same patent family	
“P” document published prior to the international filing date but later than the priority date claimed		
Date of the actual completion of the international search 22 February 2013 (22.02.2013)	Date of mailing of the international search report 07 March 2013 (07.03.2013)	
Name and mailing address of the ISA/CN: State Intellectual Property Office of the P. R. China No. 6, Xitucheng Road, Jimenqiao Haidian District, Beijing 100088, China Facsimile No.: (86-10) 62019451	Authorized officer GE, Yingjie Telephone No.: (86-10) 62085791	

Form PCT/ISA/210 (second sheet) (July 2009)

INTERNATIONAL SEARCH REPORT

International application No.

PCT/CN2012/085194

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	CN 202102694 U (BOE TECHNOLOGY GROUP CO., LTD.), 04 January 2012 (04.01.2012), the whole document	1-11
A	US 2010/0158188 A1 (LEE, H. et al.), 24 June 2010 (24.06.2010), the whole document	1-11
A	MA, Zhanjie; The Investigation to Improve Kickback Voltage of Pixel Electrode of a-Si TFT LCD, ADVANCED DISPLAY, April 2009, no. 4, total no. 99, pages 19-27, ISSN 1006-6268	1-11

Form PCT/ISA/210 (continuation of second sheet) (July 2009)

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No. PCT/CN2012/085194

Patent Documents referred in the Report	Publication Date	Patent Family	Publication Date
CN 102779494 A	14.11.2012	None	
CN 102012591 A	13.04.2011	KR 20110025630 A	10.03.2011
		CN 102012591 B	30.05.2012
		US 8199870 B2	12.06.2012
		US 2011058640 A1	10.03.2011
		JP 2011060411 A	24.03.2011
		KR 1195440 B1	30.10.2012
CN 102013244 A	13.04.2011	US 2012113068 A1	10.05.2012
		CN 102013244 B	03.10.2012
CN 101174070 A	07.05.2008	EP 1918938 A2	07.05.2008
		CN 101174070 B	15.06.2011
		KR 20080039026 A	07.05.2008
		US 8228282 B2	24.07.2012
		US 2008100560 A1	01.05.2008
US 2010/0158188 A1	24.06.2004	KR 20100073294 A	01.07.2010
		US 8306177 B2	06.11.2012
CN 202102694 U	04.01.2012	None	

INTERNATIONAL SEARCH REPORT

International application No.

PCT/CN2012/085194

CONTINUATION: CLASSIFICATION OF SUBJECT MATTER

sG09G 3/36 (2006.01) i

G02F 1/1362 (2006.01) i

G02F 1/1368 (2006.01) i

G02F 1/133 (2006.01) i

G11C 19/28 (2006.01) i

专利名称(译)	栅电极驱动电路，栅电极驱动方法和液晶显示装置		
公开(公告)号	EP2667376A4	公开(公告)日	2015-06-10
申请号	EP2012842680	申请日	2012-11-23
[标]申请(专利权)人(译)	北京京东方光电科技有限公司		
申请(专利权)人(译)	北京京东方光电科技有限公司.LTD.		
当前申请(专利权)人(译)	北京京东方光电科技有限公司.LTD.		
[标]发明人	CHEN XI CUI WENHAI		
发明人	CHEN, XI CUI, WENHAI		
IPC分类号	G09G3/36 G02F1/1362 G02F1/1368 G02F1/133 G11C19/28		
CPC分类号	G09G3/3611 G09G3/3677 G09G2310/0286 G09G2320/0223 G09G2320/041 G11C19/28		
优先权	201210089393.9 2012-03-29 CN		
其他公开文献	EP2667376B1 EP2667376A1		
外部链接	Espacenet		

摘要(译)

本发明提供一种栅极驱动电路，栅极驱动方法和液晶显示器。所述栅极驱动电路包括多级移位寄存器，其中每级的移位寄存器包括上拉驱动单元，上拉单元，复位单元，下拉单元和辅助单元；所述上拉单元用于在第一时钟端子处产生时钟信号，当接通时，在当前阶段产生移位寄存器的输出信号；所述辅助单元，连接到所述上拉单元，用于在接通时在当前阶段在第二时钟端子处产生移位寄存器的输出信号的时钟信号。利用栅极驱动电路中每个级的移位寄存器的辅助单元，本发明通过在TFT关闭的瞬间接通辅助单元来控制移位寄存器的输出，这可以减少电压跳变。像素，实现MLG功能，提升LCD的画质。