



(11) **EP 1 993 090 A2**

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:  
**19.11.2008 Bulletin 2008/47**

(51) Int Cl.:  
**G09G 3/36<sup>(2006.01)</sup> G02F 1/13<sup>(2006.01)</sup>**

(21) Application number: **08009004.6**

(22) Date of filing: **15.05.2008**

(84) Designated Contracting States:  
**AT BE BG CH CY CZ DE DK EE ES FI FR GB GR  
HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT  
RO SE SI SK TR**  
Designated Extension States:  
**AL BA MK RS**

(72) Inventors:  
• **Oke, Ryutaro**  
  **Chiba-ken (JP)**  
• **Ono, Kikuo**  
  **Chiba-ken (JP)**

(30) Priority: **16.05.2007 JP 2007130624**

(74) Representative: **Beetz & Partner**  
  **Patentanwälte**  
  **Steinsdorfstrasse 10**  
  **80538 München (DE)**


(71) Applicant: **Hitachi Displays, Ltd.**  
  **Mobara-shi,**  
  **Chiba-ken (JP)**

(54) **Liquid crystal display device**

(57) In a liquid crystal display device a display region is formed of a mass of pixels each having a first switching element (Tr1), a first pixel electrode (Px1) connected to the first switching element, a second switching element (Tr2), and a second pixel electrode (Px2) connected to the second switching element, the first switching element and the second switching element in one pixel are respectively connected with different video signal lines

(DL1,DL2), and the relationship between a potential of a signal applied to the first pixel electrode in one pixel and a potential of a signal applied to the counter electrode and the relationship between a potential of a signal applied to the second pixel electrode in the one pixel and the potential of the signal applied to the counter electrode during one frame period is set such that one relationship assumes the positive-polarity relationship and the other relationship assumes the negative-polarity relationship.

**FIG. 2**



## Description

**[0001]** The present application claims priority from Japanese application JP2007-130624 filed on May 16, 2007, the content of which is hereby incorporated by reference into this application.

## BACKGROUND OF THE INVENTION

### 1. Field of the Invention

**[0002]** The present invention relates to a liquid crystal display device, and more particularly to a technique effectively applicable to a liquid crystal display device in which one pixel includes two pixel electrodes connected to different video signal lines.

### 2. Description of the Related Art

**[0003]** Conventionally, with respect to a liquid crystal display device, there has been known a liquid crystal display device in which a display region is formed of a mass of pixels each having a switching element such as a TFT element and a pixel electrode, and such a liquid crystal display device is referred to as a VA-type (Vertical Alignment type) liquid crystal display device.

**[0004]** In a liquid crystal display panel used in the VA-type liquid crystal display device, for example, a plurality of scanning signal lines, a plurality of video signal lines, a plurality of switching elements, and a plurality of pixel electrodes are formed on one substrate out of two substrates which sandwich a liquid crystal material therebetween, and a counter electrode (also referred to as a common electrode) is formed on the other substrate out of these two substrates.

**[0005]** Further, in the VA-type liquid crystal display panel, the number of switching elements and the number of pixel electrodes used for controlling a gray scale (brightness) of one pixel are respectively set to 1 usually.

**[0006]** However, recently, for enhancing the visibility, for example, there has been proposed a VA-type liquid crystal display device in which the number of switching elements and the number of pixel electrodes used for controlling a gray scale (brightness) of one pixel are respectively set to 2 (for example, see JP-A-2006-309239 (corresponding US patent application US2007/0008263) (patent document 1)).

## SUMMARY OF THE INVENTION

**[0007]** In the VA-type liquid crystal display device having the constitution described in patent document 1, for example, two video signal lines are provided to one pixel, and two pixel electrodes which one pixel includes are connected to the respective different video signal lines by way of switching elements. By applying separate data voltage to the respective two pixel electrodes which the one pixel includes, the visibility can be enhanced.

**[0008]** However, in the VA-type liquid crystal display device having the constitution described in patent document 1, for example, signals which are applied to two pixel electrodes which one pixel includes during one frame period have the same polarity. Here, the polarity is the relationship between a potential of the signal applied to the pixel electrode and a potential of the signal applied to the counter electrode. In general, the relationship that the potential of the signal applied to the pixel electrode is higher than the potential of the signal applied to the counter electrode is referred to as positive polarity and the relationship that the potential of the signal applied to the pixel electrode is lower than the potential of the signal applied to the counter electrode is referred to as negative polarity.

**[0009]** Further, in the VA-type liquid crystal display device having the constitution described in patent document 1, for example, by displaying images using a drive method referred to as a dot inversion method in which the relationship of polarities of pixel electrodes of the respective pixels during one frame period assumes a checked pattern, it is possible to suppress the occurrence of a phenomenon referred to as flickers or a phenomenon referred to as vertical smears, for example, thus preventing the deterioration of image quality.

**[0010]** However, when the dot inversion driving is performed using the constitution and a data voltage (video signal) applying method described in the patent document 1, it is necessary to perform the dot inversion of the video signals at a stage that video signals to be applied to the respective video signal lines are generated. Accordingly, a heat value of a drive circuit which generates the video signals is increased thus giving rise to a drawback that an erroneous operation or a malfunction of the drive circuit is liable to easily occur.

**[0011]** Further, in the VA-type liquid crystal display device having the constitution described in patent document 1, for example, it is possible to display images using a drive method referred to as a column inversion method in which the relationship of polarities of pixel electrodes in the respective pixels during one frame period assumes the vertical stripe relationship. By performing the column inversion method, a heat value of a drive circuit which generates video signals can be suppressed to a low level.

**[0012]** However, when the column inversion driving is performed using the constitution and a data voltage (video signal) applying method described in patent document 1, for example, a phenomenon referred to as flickers (flow of vertical stripes) or a phenomenon referred to as vertical smears occurs thus giving rise to a drawback that image quality is liable to be easily deteriorated.

**[0013]** Accordingly, it is an object of the present invention to provide a technique which can, in a liquid crystal display device in which each one pixel includes two switching elements and two pixel electrodes, suppress a heat value of a drive circuit to a low level and, at the same time, prevent the deterioration of image quality.

**[0014]** The above-mentioned and other objects and

novel features of the present invention will become apparent from the description of this specification and attached drawings.

**[0015]** To explain the summary of typical inventions among the inventions disclosed in this specification, they are as follows.

(1) In a liquid crystal display device which includes: a first substrate on which a plurality of scanning signal lines, a plurality of video signal lines, a plurality of switching elements and a plurality of pixel electrodes are formed; a second substrate on which a counter electrode is formed; and a liquid crystal material sandwiched between the first substrate and the second substrate, a display region is formed of a mass of pixels each having a first switching element, a first pixel electrode connected to the first switching element, a second switching element, and a second pixel electrode connected to the second switching element, the first switching element and the second switching element in one pixel are respectively connected with different video signal lines, and the relationship between a potential of a signal applied to the first pixel electrode in one pixel and a potential of a signal applied to the counter electrode and the relationship between a potential of a signal applied to the second pixel electrode in the one pixel and the potential of the signal applied to the counter electrode during one frame period are set such that one relationship assumes the positive-polarity relationship and the other relationship assumes the negative-polarity relationship.

(2) In the liquid crystal display device having the constitution (1), the relationship between the potential of the signal applied to the first pixel electrode in one pixel and the potential of the signal applied to the counter electrode and the relationship between a potential of a signal applied to the first pixel electrode in another one pixel adjacent to the one pixel with the scanning signal line or the video signal line sandwiched therebetween and the potential of the signal applied to the counter electrode during one frame period are set such that one relationship assumes the positive-polarity relationship and the other relationship assumes the negative-polarity relationship.

(3) In a liquid crystal display device which includes: a first substrate on which a plurality of scanning signal lines, a plurality of video signal lines, a plurality of switching elements and a plurality of pixel electrodes are formed; a second substrate on which a counter electrode is formed; and a liquid crystal material sandwiched between the first substrate and the second substrate, a display region is formed of a mass of pixels each having a first switching element, a first pixel electrode connected to the first switching element, a second switching element, and a second pixel electrode connected to the second switching element, the first switching element and the second

switching element in one pixel are respectively connected with the different video signal lines, and in the extending direction of the video signal line, the pixel in which the first switching element is connected with the first video signal line and the second switching element is connected with the second video signal line, and the pixel in which the second switching element is connected with the first video signal line and the first switching element is connected with the second video signal line are arranged alternately.

(4) In the liquid crystal display device having the constitution (3), the first video signal line and the second video signal line are arranged to sandwich the pixels having switching elements connected to the respective video signal lines, and between two neighboring pixels arranged in parallel in the extending direction of the scanning signal line, the second video signal line for one pixel out of two pixels and the first video signal line for the other pixel out of two pixels are arranged.

(5) In the liquid crystal display device having the constitution (3) or (4), the relationship between a potential of a signal applied to the first video signal line and a potential of the counter electrode and the relationship between a potential of a signal applied to the second video signal line and the potential of the counter electrode during one frame period are respectively always assume the positive-polarity relationship or always assume the negative-polarity relationship, and when one relationship always assumes the positive-polarity relationship, the other relationship always assumes the negative-polarity relationship.

(6) In the liquid crystal display device having any one of the constitutions (3) to (5), one pixel electrode out of the first pixel electrode and the second pixel electrode has an annular closed planar shape which surrounds the other pixel.

(7) In the liquid crystal display device having any one of the constitutions (3) to (6), the switching element is a TFT element.

**[0016]** According to the liquid crystal display device of the present invention, in displaying images using the VA-type liquid crystal display device in which each one pixel includes two switching elements and two pixel electrodes, the respective pixels of the liquid crystal display panel can be driven by dot inversion driving while generating video signals corresponding to column inversion driving. Accordingly, a heat value of a drive circuit which generates the video signals can be suppressed to a low level thus preventing the deterioration of image quality attributed to the occurrence of flickers or the like.

## BRIEF DESCRIPTION OF THE DRAWINGS

**[0017]**

Fig. 1A is a schematic plan view showing the schematic constitution of a liquid crystal display panel; Fig. 1B is a cross-sectional view taken along a line A-A' in Fig. 1A;

Fig. 2 is a schematic circuit diagram showing one constitutional example of one pixel on a TFT substrate of the liquid crystal display panel according to the present invention;

Fig. 3A is a schematic plan view showing one specific example of one pixel on the TFT substrate of the liquid crystal display panel according to the present invention;

Fig. 3B is a cross-sectional view taken along a line B-B' in Fig. 3A;

Fig. 3C is a cross-sectional view taken along a line C-C' in Fig. 3A;

Fig. 4A is a schematic view showing one example of the conventional constitution and drive method of a liquid crystal display panel which becomes a premise of the present invention;

Fig. 4B is a schematic view showing another example of the conventional constitution and drive method of a liquid crystal display panel which becomes a premise of the present invention;

Fig. 5 is a schematic view showing one constitutional example of a liquid crystal display panel of an embodiment 1 according to the present invention;

Fig. 6 is a schematic view showing a modification of the liquid crystal display panel of the embodiment 1;

Fig. 7A is a schematic circuit diagram showing one example of parasitic capacitance generated in one pixel in the liquid crystal display panel of the embodiment 1;

Fig. 7B is a schematic view showing the constitution of the pixels arranged in the extending direction of a video signal line by focusing on the parasitic capacitance;

Fig. 7C is a schematic chart showing a change of potentials of video signals applied to the video signal lines shown in Fig. 7B and pixel electrodes shown in Fig. 7B; and

Fig. 8 is a schematic circuit diagram showing one constitutional example of a liquid crystal display panel of an embodiment 2 according to the present invention.

#### DESCRIPTION OF THE PREFERRED EMBODIMENT

**[0018]** Hereinafter, the present invention is explained in detail in conjunction with embodiments by reference to the drawings.

**[0019]** Here, in all drawings for explaining the embodiments, parts having identical functions are given same numerals and their repeated explanation is omitted.

[Embodiment]

**[0020]** Fig. 1A, Fig. 1B, Fig. 2 and Fig. 3A to Fig. 3C

are respectively views showing the schematic constitution of a liquid crystal display device according to the present invention.

**[0021]** Fig. 1A is a schematic plan view showing the schematic constitution of a liquid crystal display panel, and Fig. 1B is a cross-sectional view taken along a line A-A' in Fig. 1A.

**[0022]** Fig. 2 is a schematic circuit diagram showing one constitutional example of one pixel on a TFT substrate of the liquid crystal display panel according to the present invention.

**[0023]** Fig. 3A is a schematic plan view showing one specific example of one pixel on the TFT substrate of the liquid crystal display panel according to the present invention, Fig. 3B is a cross-sectional view taken along a line B-B' in Fig. 3A, and Fig. 3C is a cross-sectional view taken along a line C-C' in Fig. 3A.

**[0024]** The present invention relates to a VA-type liquid crystal display device out of liquid crystal display devices and, more particularly to the constitution and a drive method of a liquid crystal display panel of the liquid crystal display device in which each pixel which constitutes a display region includes two switching elements and two pixel electrodes.

**[0025]** The liquid crystal display panel includes, for example, as shown in Fig. 1A and Fig. 1B, a first substrate 1, a second substrate 2, a liquid crystal material 3, a sealing material 4, a lower polarizer 5A and an upper polarizer 5B.

**[0026]** The first substrate 1 is a substrate on which a plurality of scanning signal lines, a plurality of video signal lines, a plurality of switching elements, a plurality of pixel electrodes and the like are formed. Further, when the switching element is a TFT element, the first substrate 1 is referred to as a TFT substrate. Hereinafter, the first substrate 1 is referred to as the TFT substrate 1.

**[0027]** The second substrate 2 is a substrate on which a counter electrode (also referred to as a common electrode), a light blocking film (also referred to as a black matrix) which divides a display region DA into pixel regions and the like are formed and is referred to as a counter substrate. Hereinafter, the second substrate 2 is referred to as the counter substrate 2. Still further, when the liquid crystal display device is a color liquid crystal display device such as a display of a television receiver set, a personal computer or the like, the counter substrate 2 also includes color filters and the like.

**[0028]** Further, the TFT substrate 1 and the counter substrate 2 are adhered to each other using the sealing material 4 arranged annularly outside the display region DA, for example. The liquid crystal material 3 is sandwiched (sealed) in a space surrounded by the TFT substrate 1, the counter substrate 2 and the sealing material 4.

**[0029]** Further, when the liquid crystal display panel is of a transmissive type or a transfective type, the lower polarizer 5A is mounted on a surface of the TFT substrate 1 which faces the outside, and the upper polarizer 5B is

mounted on a surface of the counter substrate 2 which faces the outside. Further, although not shown in the drawing, for example, between the TFT substrate 1 and the lower polarizer 5A as well as between the counter substrate 2 and the upper polarizer 5B, one-layered or multiple-layered phase difference plates may be respectively provided.

**[0030]** When the liquid crystal display panel is of a reflective type, the lower polarizer 5A is usually unnecessary and hence, for example, only the upper polarizer 5B and the phase difference plate arranged between the counter substrate 2 and the upper polarizer 5B are provided.

**[0031]** Here, in each pixel which constitutes the display region of the TFT substrate 1, for generating an electrical field to drive liquid crystal molecules in the liquid crystal material 3, one TFT element and one pixel electrode are provided usually. However, in the TFT substrate 1 of the liquid crystal display panel according to the present invention, as shown in Fig. 2, for example, one pixel includes two TFT elements consisting of the first TFT element Tr1 and the second TFT element Tr2 and two pixel electrodes consisting of a first pixel electrode PX1 and a second pixel electrode PX2. One pixel in Fig. 2 corresponds to a region surrounded by two neighboring scanning signal lines  $GL_n$ ,  $GL_{n+1}$  ( $n$  being an arbitrary positive integer) and two neighboring video signal lines  $DL1_m$ ,  $DL2_m$  ( $m$  being an arbitrary positive integer).

**[0032]** Here, the first pixel electrode PX1 is connected with a source of the first TFT element Tr1, and a drain of the first TFT element Tr1 is connected with a first video signal line  $DL1_m$ , for example. The second pixel electrode PX2 is connected with a source of the second TFT element Tr2, and a drain of the second TFT element Tr2 is connected with a second video signal line  $DL2_m$ , for example. Further, both of a gate of the first TFT element Tr1 and a gate of the second TFT element Tr2 are connected with the scanning signal line  $GL_{n+1}$ .

**[0033]** Further, in Fig. 2, a signal line  $DL2_{m-1}$  arranged on the left side of the first video signal line  $DL1_m$  is the second video signal line of the pixel positioned on the left side of the pixel shown in Fig. 2, while a signal line  $DL1_{m+1}$  arranged on the right side of the second video signal line  $DL2_m$  is the first video signal line of the pixel positioned on the right side of the pixel shown in Fig. 2.

**[0034]** In the liquid crystal display panel having such constitution, in expressing gray scales (brightness) of one pixel during one frame period, the gray scales are expressed by driving liquid crystal molecules based on the relationship between a potential of a signal applied to the first pixel electrode PX1 from the first video signal line  $DL1_m$  and a potential of the counter electrode, and the relationship between a potential of a signal applied to the second pixel electrode PX2 from the second video signal line  $DL2_m$  and the potential of the counter electrode. Accordingly, by controlling the potential of the signal applied to the first pixel electrode PX1 and the potential of the signal applied to the second pixel electrode

PX2, the visibility can be enhanced.

**[0035]** Further, in the TFT substrate 1 in which the circuit constitution of one pixel adopts the circuit constitution shown in Fig. 2, the actual constitution of one pixel adopts the constitution shown in Fig. 3A to Fig. 3C, for example.

**[0036]** First of all, on a surface of an insulating substrate SUB such as a glass substrate, a plurality of scanning signal lines GL including the scanning signal lines  $GL_n$ ,  $GL_{n+1}$  and a plurality of holding capacitance lines SL for forming holding capacitances (also referred to as auxiliary capacitances) are formed. The holding capacitance line SL is arranged between every two neighboring scanning signal lines GL, and the respective holding capacitance lines SL are electrically connected with each other by a bus line or the like formed outside the display region DA, for example.

**[0037]** On the scanning signal lines GL, a first insulation layer PAS1 which functions as a gate insulating film for the TFT elements is formed. Since the first insulation layer PAS1 is formed of a silicon oxide film, for example, the first insulation layer PAS1 is formed over not only the scanning signal lines GL and the holding capacitance lines SL but also the whole surface area of the insulating substrate SUB.

**[0038]** On the first insulation layer PAS1, semiconductor layers SC of the TFT elements, a plurality of video signal lines DL including the first video signal line  $DL1_m$  and the second video signal line  $DL2_m$ , drain electrodes SD1 and source electrodes SD2 of the TFT elements and the like are formed. Here, the source electrode SD2 of the first TFT element Tr1 and the source electrode SD2 of the second TFT element Tr2 respectively extend in the direction toward the holding capacitance lines SL from the semiconductor layer SC and have regions which overlap the holding capacitance line SL.

**[0039]** Further, the source electrode SD2 of the first TFT element Tr1 and the source electrode SD2 of the second TFT element Tr2 are respectively integrally formed with the first video signal line  $DL1_m$  and the second video signal line  $DL2_m$ .

**[0040]** A second insulation layer PAS2 is formed on the video signal lines DL, and the first pixel electrodes PX1 and the second pixel electrodes PX2 are formed on the second insulation layer PAS2. The second insulation layer PAS2 is formed on the whole surface area of the insulating substrate SUB (the first insulation layer PAS1). For example, as shown in Fig. 3B and Fig. 3C, the second insulation layer PAS2 is formed such that a surface (a surface on which the pixel electrodes are formed) thereof becomes flat. The second insulation layer PAS2 may be formed such that a thickness thereof becomes uniform over the respective regions thereof.

**[0041]** Further, the first pixel electrodes PX1 formed on the second insulation layer PAS2 are connected with the source electrodes SD2 of the first TFT elements Tr1 via through holes TH1, while the second pixel electrodes PX2 formed on the second insulation layer PAS2 are connected with the source electrodes SD2 of the second

TFT elements Tr2 via through holes TH2.

**[0042]** Further, the first video signal line DL1<sub>m</sub> and the second video signal line DL2<sub>m</sub> arranged for one pixel are, for example, as shown in Fig. 3A, arranged to sandwich two pixel electrodes PX1, PX2 of the pixel therebetween. Further, between two pixels which are arranged adjacent to each other in the extending direction of the scanning signal line GL, for example, as shown in Fig. 3A, the second video signal line for one pixel and the first video signal line for another pixel are arranged.

**[0043]** Here, the constitution shown in Fig. 3A to Fig. 3C is merely one example of the constitution of one pixel. It is needless to say that the position of the holding capacitance line SL, planar shapes of the drain electrode SD1 and the source electrode SD2 of the TFT element, planar shapes of the first pixel electrode PX1 and the second pixel electrode PX2 or the like can be suitably changed.

**[0044]** Fig. 4A is a schematic view showing one example of the conventional constitution and drive method of a liquid crystal display panel which becomes a premise of the present invention, and Fig. 4B is a schematic view showing another example of the conventional constitution and drive method of a liquid crystal display panel which becomes a premise of the present invention.

**[0045]** In Fig. 4A and Fig. 4B, the TFT elements (switching elements) are omitted. In Fig. 4A and Fig. 4B, symbol "+" added to the pixel electrodes PX1, PX2 implies that a potential of a signal applied to the pixel electrode is higher than a potential of a signal applied to the counter electrode (the potential applied to the pixel electrode being the positive polarity), while symbol "-" added to the pixel electrodes PX1, PX2 implies that the potential of a signal applied to the pixel electrode is lower than the potential of a signal applied to the counter electrode (the potential applied to the pixel electrode being the negative polarity).

**[0046]** In the liquid crystal display panel in which each pixel which constitutes the display region has the constitution shown in Fig. 2, for example, the relationship between the first pixel electrodes PX1 and the second pixel electrodes PX2 in each pixel and the relationship between the first video signal line DL1 and the second video signal line DL2 are established as shown in Fig. 4A, for example. That is, in all pixels arranged in the extending direction of video signal line, the first pixel electrodes PX1 are connected with the first video signal line DL1, and the second pixel electrodes PX2 are connected with the second video signal line DL2.

**[0047]** In displaying images on the liquid crystal display panel, for example, as shown in Fig. 4A, there exists a method which drives the liquid crystal display panel by dot inversion driving in which polarities of pixel electrodes of two pixels arranged adjacent to each other with the scanning signal line GL sandwiched therebetween assume polarities opposite to each other and, at the same time, polarities of pixel electrodes of two pixels arranged adjacent to each other with the video signal lines DL1,

DL2 sandwiched therebetween assume polarities opposite to each other.

**[0048]** However, in dot inversion driving, during one frame period, it is necessary to generate the video signals to be applied to the video signal lines such that, for example, as shown in Fig. 4A, the signal of positive polarity (+) and the signal of negative polarity (-) are alternately generated. Accordingly, processing (load) in a drive circuit for generating video signals to be supplied to the video signal lines is increased and hence, a heat value of the drive circuit is increased.

**[0049]** On the other hand, in displaying images on the liquid crystal display panel, for example, as shown in Fig. 4B, there exists a method which drives the liquid crystal display panel by column inversion driving in which polarities of pixel electrodes of two pixels arranged adjacent to each other with the scanning signal line GL sandwiched therebetween assume the same polarity, while polarities of pixel electrodes of two pixels arranged adjacent to each other with the video signal lines DL1, DL2 sandwiched therebetween assume polarities opposite to each other.

**[0050]** However, in column inversion driving, the polarities of the pixel electrodes of the respective pixels during one frame period assume a state, for example, as shown in Fig. 4B, that a column in which all polarities of the pixel electrodes of a plurality of pixels arranged in the extending direction of the video signal line assume the positive polarity and a column in which all polarities of the pixel electrodes of a plurality of pixels arranged in the extending direction of the video signal line assume the negative polarity are alternately arranged in the extending direction of the scanning signal line. Accordingly, flickers (flow of vertical stripes) or vertical smears occur and hence, image quality is liable to be easily deteriorated.

**[0051]** Hereinafter, on the premise of the liquid crystal display panel having the above-mentioned constitution, one example of the constitution of the liquid crystal display panel which can suppress a heat value of the drive circuit for generating the video signal to a lower level and can prevent the deterioration of image quality attributed to flickers is explained.

[Embodiment 1]

**[0052]** Fig. 5 is a schematic view showing one constitutional example of the liquid crystal display panel of an embodiment 1 according to the present invention.

**[0053]** In Fig. 5, TFT elements (switching elements) are omitted. symbol "+" added to the pixel electrodes PX1, PX2 implies that a potential of a signal applied to the pixel electrode is higher than a potential of a signal applied to the counter electrode (the potential applied to the pixel electrode being the positive polarity), while symbol "-" added to the pixel electrodes PX1, PX2 implies that the potential of a signal applied to the pixel electrode is lower than the potential of a signal applied to the coun-

ter electrode (the potential applied to the pixel electrode being the negative polarity).

**[0054]** In the liquid crystal display panel of the embodiment 1, for example, as shown in Fig. 5, one pixel includes two pixel electrodes consisting of a first pixel electrode PX1 and a second pixel electrode PX2, two pixel electrodes in each pixel are respectively sandwiched by a first video signal line DL1 and a second video signal line DL2, and are connected with the first video signal line DL1 or the second video signal line DL2 via a TFT element (not shown in the drawing).

**[0055]** Further, in the liquid crystal display panel of the embodiment 1, to focus on a plurality of pixels arranged in the extending direction of the video signal lines DL1 and DL2, the pixel in which the first pixel electrode PX1 is connected with the first video signal line DL1 and the second pixel electrode PX2 is connected with the second video signal line DL2, and the pixel in which the second pixel electrode PX2 is connected with the first video signal line DL1 and the first pixel electrode PX1 is connected with the second video signal line DL2 are alternately arranged.

**[0056]** Further, in the liquid crystal display panel of the embodiment 1, to focus on a plurality of pixels arranged in the extending direction of the scanning signal lines GL, only the pixels in which the first pixel electrode PX1 is connected with the first video signal line DL1 and the second pixel electrode PX2 is connected with the second video signal line DL2 or the pixels in which the second pixel electrode PX2 is connected with the first video signal line DL1 and the first pixel electrode PX1 is connected with the second video signal line DL2 are arranged.

**[0057]** Further, in the liquid crystal display panel of the embodiment 1, during one frame period, the polarity of the video signal applied to the pair of first video signal line DL1 and the second video signal line DL2 always assumes either one of positive polarity and negative polarity and, at the same time, when the video signal applied to one video signal line always assumes the positive polarity, the video signal applied to the other video signal line always assumes the negative polarity.

**[0058]** Still further, in the liquid crystal display panel of the embodiment 1, during one frame period, the polarities of the video signals applied to two video signal lines DL1 and DL2 arranged between two pixels adjacent to each other in the extending direction of the scanning signal lines GL assume the same polarity.

**[0059]** By adopting the above-mentioned constitution of the liquid crystal display panel and by setting the polarities of the video signals applied to the respective video signal lines in the above-mentioned manner, during one frame period, the relationship (polarity) between the potential of the signal applied to the pixel electrodes PX1 and PX2 of respective pixels and the potential of the counter electrode assumes the relationship shown in Fig. 5. First of all, to focus on one pixel, the polarity of the first pixel electrode PX1 and the polarity of the second pixel electrode PX2 always assume polarities opposite to each

other.

**[0060]** Further, to focus on two pixels arranged adjacent to each other with the scanning signal line GL or the video signal lines DL1 and DL2 sandwiched therebetween, the polarity of the first pixel electrode PX1 in one pixel and the polarity of the first pixel electrode PX1 in the other pixel always assume polarities opposite to each other and, at the same time, the polarity of the second pixel electrode PX2 in one pixel and the polarity of the second pixel electrode PX2 in the other pixel always assume polarities opposite to each other.

**[0061]** That is, in the liquid crystal display device having the liquid crystal display panel of the embodiment 1, in generating the video signal in the drive circuit, the video signal to be applied to the respective video signal lines can be generated by a method corresponding to the column inversion driving, while in driving the liquid crystal display panel based on the video signal applied to the respective video signal lines, the dot inversion driving can be performed.

**[0062]** Accordingly, the liquid crystal display device having the liquid crystal display panel of the embodiment 1 can suppress a heat value of the drive circuit for generating the video signal to a lower level and can prevent the deterioration of image quality attributed to flickers or the like.

**[0063]** Although not shown in the drawing, in manufacturing the TFT substrate 1 having the constitution shown in Fig. 5, one pixel may be configured, for example, as shown in Fig. 3A and Fig. 3B and, at the same time, a plan layout of two pixels arranged adjacent to each other with the scanning signal line GL sandwiched therebetween may be set to a plan layout shown in Fig. 3A or a plan layout obtained by reversing the layout shown in Fig. 3A horizontally.

**[0064]** Fig. 6 is a schematic view showing a modification of the liquid crystal display panel of the embodiment 1.

**[0065]** Here, in Fig. 6, TFT elements (switching elements) are omitted. Further, in Fig. 6, symbol "+" added to the pixel electrodes PX1, PX2 implies that a potential of a signal applied to the pixel electrode is higher than a potential of a signal applied to the counter electrode (the potential applied to the pixel electrode being the positive polarity), while symbol "-" added to the pixel electrodes PX1, PX2 implies that the potential of a signal applied to the pixel electrode is lower than the potential of a signal applied to the counter electrode (the potential applied to the pixel electrode being the negative polarity).

**[0066]** In explaining the constitution of the liquid crystal display panel of the embodiment 1, in Fig. 5, the explanation is made with respect to the case in which the direction of the pixel electrode is inverted in the lateral direction between the pixel in which the first pixel electrode PX1 is connected with the first video signal line DL1 and the second pixel electrode PX2 is connected with the second video signal line DL2, and the pixel in which the second pixel electrode PX2 is connected with the first

video signal line DL1 and the first pixel electrode PX1 is connected with the second video signal line DL2.

[0067] However, in the liquid crystal display panel of the embodiment 1, the relationship of the video signal line to which the respective pixel electrodes PX1 and PX2 are connected may satisfy the above-mentioned conditions with respect to two pixels arranged adjacent to each other with the scanning signal line GL sandwiched therebetween. Accordingly, for example, as shown in Fig. 6, the respective pixel electrodes PX1 and PX2 of two pixels arranged adjacent to each other with the scanning signal line GL sandwiched therebetween may be arranged in the same direction.

[Embodiment 2]

[0068] Fig. 7A to Fig. 7C are schematic views for explaining one example of a drawback which may arise in the liquid crystal display panel of the embodiment 1.

[0069] Fig. 7A is a schematic circuit diagram showing one example of parasitic capacitance generated in one pixel in the liquid crystal display panel of the embodiment 1, Fig. 7B is a schematic view showing the constitution of the pixels arranged in the extending direction of a video signal line by focusing on the parasitic capacitance, and Fig. 7C is a schematic chart showing a change of potentials of video signals applied to video signal lines shown in Fig. 7B and pixel electrodes shown in Fig. 7B.

[0070] Here, in Fig. 7B, TFT elements (switching elements) are omitted.

[0071] The one pixel on a TFT substrate 1 of a liquid crystal display panel of the embodiment 1 has the circuit constitution shown in Fig. 7A, for example.

[0072] Here, the first pixel electrodes PX1 and the second pixel electrodes PX2 are, for example, as shown in Fig. 3C, formed on the surface on which the video signal lines DL1 and DL2 and the like are formed by way of the second insulation layer PAS2. Accordingly, for example, as shown in Fig. 7A, first parasitic capacitance Cds1 is formed between the first pixel electrode PX1 and the first video signal line DL1, and second parasitic capacitance Cds2 is formed between the second pixel electrode PX2 and the second video signal line DL2. Further, in an actual operation, third parasitic capacitance Cds3 is formed between the second pixel electrode PX2 and the first video signal line DL1. However, the third parasitic capacitance Cds3 is extremely small compared to the first parasitic capacitance Cds1 and the second parasitic capacitance Cds2 and hence, the third parasitic capacitance Cds3 can be ignored in the embodiment 2.

[0073] By focusing on such parasitic capacitances formed between the pixel electrodes and the video signal lines, to schematically show the constitution of the plurality of pixels arranged in the extending direction of the video signal line in the liquid crystal display panel of the embodiment 2, the constitution of one pixel can be expressed as shown in Fig. 7B.

[0074] Further, during one frame period, the first video

signal DATA1 applied to the first video signal line DL1 to which the pixel electrodes PX1 of the pixels shown in Fig. 7B are connected and the second video signal DATA2 applied to the second video signal line DL2 to which the pixel electrodes PX2 of the pixels shown in Fig. 7B are connected are, for example, constituted of signals shown in Fig. 7C, for example.

[0075] Here, in the first pixel electrodes PX1<sub>a</sub> and the second pixel electrodes PX2<sub>a</sub> shown in Fig. 7B, the first video signal DATA1 applied to the first video signal line DL1 and the second video signal DATA2 applied to the second video signal line DL2 are respectively written during a period  $\Delta t3$  from a point of time t3 to a point of time t4 shown in Fig. 7C, for example. In the same manner, in the first pixel electrodes PX1<sub>b</sub> and the second pixel electrodes PX2<sub>b</sub> shown in Fig. 7B, the first video signal DATA1 applied to the first video signal line DL1 and the second video signal DATA2 applied to the second video signal line DL2 are respectively written during a period  $\Delta t4$  from a point of time t4 to a point of time t5 shown in Fig. 7C, for example. Here, in Fig. 7C, symbol Vp1<sub>a</sub> indicates a potential of the first pixel electrodes PX1<sub>a</sub>, symbol Vp2<sub>a</sub> indicates a potential of the second pixel electrodes PX2<sub>a</sub>, symbol Vp1<sub>b</sub> indicates a potential of the first pixel electrodes PX1<sub>b</sub>, and symbol Vp2<sub>b</sub> indicates a potential of the second pixel electrodes PX2<sub>b</sub>. Further, in Fig. 7C, symbol Vg<sub>a</sub> indicates a potential of the scanning signal applied to the scanning signal line GL<sub>a</sub>, and symbol Vg<sub>b</sub> indicates a potential of the scanning signal applied to the scanning signal line GL<sub>b</sub>.

[0076] When the video signal is written in the first pixel electrodes PX1<sub>a</sub> and PX1<sub>b</sub> and second pixel electrodes PX2<sub>a</sub> and PX2<sub>b</sub>, the potential is slightly changed at a point of time that the writing is finished. However, thereafter, the potential of the written signal is held until the writing of the video signal in the next period is performed usually.

[0077] However, there may be a case that, after the video signal is written in the first pixel electrodes PX1<sub>a</sub> and PX1<sub>b</sub> and the second pixel electrodes PX2<sub>a</sub> and PX2<sub>b</sub>, the first video signal DATA1 and the second video signal DATA2 in the same frame period include the video signal whose gray scale is largely changed such as a boundary between a period  $\Delta t19$  and a period  $\Delta t20$  or a boundary between a period  $\Delta t22$  and a period  $\Delta t23$  shown in Fig. 7C, for example.

[0078] In this case, the potential of the video signal written in the first pixel electrodes PX1<sub>a</sub> and PX1<sub>b</sub> and the second pixel electrodes PX2<sub>a</sub> and PX2<sub>b</sub> is changed only during the periods  $\Delta t20$  to  $\Delta t22$ , for example, thus generating a phenomenon referred to as coupling smears. Accordingly, the liquid crystal display device having the liquid crystal display panel of the embodiment 1 has possibility of deteriorating image quality due to coupling smears.

[0079] Fig. 8 is a schematic circuit diagram showing one constitutional example of a liquid crystal display panel of the embodiment 2 according to the present inven-

tion.

**[0080]** The occurrence of the above-mentioned coupling smears is relevant to the formation of the parasitic capacitance only between the first pixel electrode PX1 in one pixel and the first video signal line DL1 or only between the second pixel electrode PX2 in one pixel and the second signal line DL2.

**[0081]** Accordingly, in the liquid crystal display panel of the embodiment 2, for example, as shown in Fig. 8, a planar shape of the second pixel electrode PX2 is formed in a closed annular shape which surrounds the first pixel electrode PX1. Due to such structure, when viewed in a plan view, the second pixel electrode PX2 extends between the first pixel electrode PX1 and the first video signal line DL1, while the second pixel electrode PX2 also extends between the first pixel electrode PX1 and the second video signal line DL2.

**[0082]** Accordingly, in the liquid crystal display panel of the embodiment 2, the first parasitic capacitance Cds1 is generated between the second pixel electrode PX2 and the first video signal line DL1, and second parasitic capacitance Cds2 is generated between the second pixel electrode PX2 and the second video signal line DL2, while no parasitic capacitance is generated between the first pixel electrode PX1 and the first video signal line DL1 as well as between the first pixel electrode PX1 and the second video signal line DL2.

**[0083]** Due to such constitution, no change of potential attributed to the parasitic capacitance between the video signal lines DL1 and DL2 is generated with respect to the signal written in the first pixel electrode PX1. Further, although the potential attributed to the parasitic capacitance generated between the video signal lines DL1 and DL2 is changed with respect to the signal written in the second pixel electrode PX2, the parasitic capacitance is generated between two video signal lines DL1 and DL2 arranged with the second pixel electrode PX2 sandwiched therebetween. Accordingly, there is no deviation in the change of the potential of the signal written in the second pixel electrode PX2 and hence, the occurrence of coupling smears can be prevented.

**[0084]** Here, in the example shown in Fig. 8, the planar shape of the second pixel electrode PX2 is formed in a closed annular shape. It is needless to say, however, that the planar shape of the first pixel electrode PX1 may be formed in an annular closed shape which surrounds the second pixel electrode PX2 as an opposite case.

**[0085]** Further, in the example shown in Fig. 8, the planar shape of the second pixel electrode PX2 is formed in a closed annular shape. However, the planar shape of the second pixel electrode PX2 is not limited to such a closed annular shape, and the planar shape of the second pixel electrode PX2 may be formed in an annular shape and a U-shape such that the second pixel electrode PX2 surrounds the first pixel electrode PX1 and has a portion thereof extending parallel to the scanning signal line GL opened.

**[0086]** The present invention has been specifically ex-

plained in conjunction with embodiments heretofore. However, it is needless to say that the present is not limited to the above-mentioned embodiments and various modifications can be made without departing from the gist of the present invention.

## Claims

### 1. A liquid crystal display device comprising:

a first substrate on which a plurality of scanning signal lines (GL), a plurality of video signal lines (DL1, DL2), a plurality of switching elements (Tr1, Tr2) and a plurality of pixel electrodes (PX1, PX2) are formed;

a second substrate on which a counter electrode is formed; and

a liquid crystal material sandwiched between the first substrate and the second substrate, where-

in a display region is formed of a mass of pixels each having a first switching element (Tr1), a first pixel electrode (PX1) connected to the first switching element, a second switching element (Tr2), and a second pixel electrode (PX2) connected to the second switching element, where-

in the first switching element and the second switching element in one pixel are respectively connected with different video signal lines (DL1, DL2), and

the relationship between a potential of a signal applied to the first pixel electrode in one pixel and a potential of a signal applied to the counter electrode and the relationship between a potential of a signal applied to the second pixel electrode in the one pixel and the potential of the signal applied to the counter electrode during one frame period are set such that one relationship assumes the positive-polarity relationship and the other relationship assumes the negative-polarity relationship.

### 2. A liquid crystal display device according to claim 1, wherein

the relationship between the potential of the signal applied to the first pixel electrode in one pixel and the potential of the signal applied to the counter electrode and the relationship between a potential of a signal applied to the first pixel electrode in another one pixel adjacent to the one pixel with the scanning signal line or the video signal line sandwiched therebetween and the potential of the signal applied to the counter electrode during one frame period are set such that one relationship assumes the positive-polarity relationship and the other relationship assumes the negative-polarity relationship.

3. A liquid crystal display device comprising:

a first substrate on which a plurality of scanning signal lines (GL), a plurality of video signal lines (DL1, DL2), a plurality of switching elements (Tr1, Tr2) and a plurality of pixel electrodes (PX1, PX2) are formed; 5

a second substrate on which a counter electrode is formed; and

a liquid crystal material sandwiched between the first substrate and the second substrate, wherein 10

a display region is formed of a mass of pixels each having a first switching element (Tr1), a first pixel electrode (PX1) connected to the first switching element, a second switching element (Tr2), and a second pixel electrode (PX2) connected to the second switching element, wherein 15

the first switching element and the second switching element in one pixel are respectively connected with the different video signal lines (DL1, DL2), and 20

in the extending direction of the video signal line, the pixel in which the first switching element is connected with the first video signal line and the second switching element is connected with the second video signal line, and the pixel in which the second switching element is connected with the first video signal line and the first switching element is connected with the second video signal line are arranged alternately. 25 30

4. A liquid crystal display device according to claim 3, wherein 35

the first video signal line and the second video signal line are arranged to sandwich the pixels having switching elements connected to the respective video signal lines, and between two neighboring pixels arranged in parallel in the extending direction of the scanning signal line, the second video signal line for one pixel out of two pixels and the first video signal line for the other pixel out of two pixels are arranged. 40

5. A liquid crystal display device according to claim 3, wherein 45


the relationship between a potential of a signal applied to the first video signal line and a potential of the counter electrode and the relationship between a potential of a signal applied to the second video signal line and the potential of the counter electrode during one frame period are respectively always assume the positive-polarity relationship or always assume the negative-polarity relationship, and 50

when one relationship always assumes the positive-polarity relationship, the other relationship always assumes the negative-polarity relationship. 55


6. A liquid crystal display device according to claim 3, wherein one pixel electrode out of the first pixel electrode and the second pixel electrode has an annular closed planner shape which surrounds the other pixel electrode.

7. A liquid crystal display device according to claim 3, wherein the switching element is a TFT element.

*FIG. 1A*



*FIG. 1B*



*FIG. 2*






FIG. 3A



*FIG. 3B*



*FIG. 3C*







FIG. 4A




*FIG. 4B*




*FIG. 5*



*FIG. 6*



*FIG. 7A*



*FIG. 7B*






FIG. 7C



*FIG. 8*



**REFERENCES CITED IN THE DESCRIPTION**

*This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.*

**Patent documents cited in the description**

- JP 2007130624 A [0001]
- JP 2006309239 A [0006]
- US 20070008263 A [0006]

|                |                                                                                                              |         |            |
|----------------|--------------------------------------------------------------------------------------------------------------|---------|------------|
| 专利名称(译)        | 液晶显示装置                                                                                                       |         |            |
| 公开(公告)号        | <a href="#">EP1993090A2</a>                                                                                  | 公开(公告)日 | 2008-11-19 |
| 申请号            | EP2008009004                                                                                                 | 申请日     | 2008-05-15 |
| [标]申请(专利权)人(译) | 株式会社日立显示器                                                                                                    |         |            |
| 申请(专利权)人(译)    | 日立显示器有限公司.                                                                                                   |         |            |
| 当前申请(专利权)人(译)  | 松下液晶显示CO. , LTD.<br>日立显示器有限公司.                                                                               |         |            |
| [标]发明人         | OKE RYUTARO<br>ONO KIKUO                                                                                     |         |            |
| 发明人            | OKE, RYUTARO<br>ONO, KIKUO                                                                                   |         |            |
| IPC分类号         | G09G3/36 G02F1/13                                                                                            |         |            |
| CPC分类号         | G09G3/3648 G02F1/133707 G02F2001/134345 G09G3/3614 G09G2300/0443 G09G2300/0447<br>G09G2320/0247 G09G2330/021 |         |            |
| 优先权            | 2007130624 2007-05-16 JP                                                                                     |         |            |
| 其他公开文献         | EP1993090A3                                                                                                  |         |            |
| 外部链接           | <a href="#">Espacenet</a>                                                                                    |         |            |

#### 摘要(译)

在液晶显示装置中，显示区域由大量像素形成，每个像素具有第一开关元件（Tr1），连接到第一开关元件的第一像素电极（Px1），第二开关元件（Tr2）和连接到第二开关元件的第二像素电极（Px2），一个像素中的第一开关元件和第二开关元件分别与不同的视频信号线（DL1，DL2）连接，并且施加信号的电位之间的关系一个像素中的第一像素电极和施加到对电极的信号的电位以及施加到一个像素中的第二像素电极的信号的电位与施加到对电极的信号的电位之间的关系设置帧周期使得一个关系呈现正极性关系而另一个关系呈现负极性关系。

FIG. 2

