



(11) **EP 1 274 068 B1**

(12) **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention
of the grant of the patent:
04.09.2013 Bulletin 2013/36

(51) Int Cl.:
G09G 3/36 (2006.01)

(21) Application number: **02014807.8**

(22) Date of filing: **02.07.2002**

(54) **Driver circuit and liquid crystal display device**

Treiberschaltung und Flüssigkristallanzeige

Circuit d'attaque et dispositif d'affichage à cristaux liquides

(84) Designated Contracting States:
DE GB

(30) Priority: **06.07.2001 JP 2001206987**

(43) Date of publication of application:
08.01.2003 Bulletin 2003/02

(73) Proprietor: **Renesas Electronics Corporation**
Nakahara-ku,
Kawasaki-shi,
Kanagawa 211-8668 (JP)

(72) Inventors:
• **Tsuchi, Hiroshi**
Minato-ku,
Tokyo (JP)

• **Uchiyama, Yoshinori**
Nakahara-ku,
Kawasaki-shi,
Kanagawa (JP)

(74) Representative: **Glawe, Delfs, Moll**
Patent- und Rechtsanwälte
Postfach 26 01 62
80058 München (DE)

(56) References cited:
JP-A- 2000 338 461 JP-A- 2001 004 974
JP-A- 2001 175 214

• **TSUCHI H ET AL: "12.3: A New Low-Power TFT-
LCD Driver for Portable Devices" 2000 SID
INTERNATIONAL SYMPOSIUM - MAY 16-18, 2000,
LONG BEACH, CALIFORNIA, vol. XXXI, 16 May
2000 (2000-05-16), page 146, XP007007348**

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

EP 1 274 068 B1

Description

FIELD OF THE INVENTION

5 **[0001]** This invention relates to a driver circuit and, more particularly, to a driver circuit suited for driving a capacitive load.

BACKGROUND OF THE INVENTION

10 **[0002]** For technical publications related to the present invention, see

(1) the reference "A New Low-Power Driver for Portable Devices," by H. Tsuchi, N. Ikeda and H. Hayama, SID 00 DIGEST pp. 146 - 149, and

(2) the specification of Japanese Patent Kokai Publication JP-A-2000-33846.

15 **[0003]** Fig. 24 is a diagram illustrating one example of a driver circuit for driving video digital data in a liquid crystal display device [see Figure 1 in reference (1)].

20 **[0004]** The buffer shown in Fig. 24 is such that even if a full-range output cannot be produced with an analog buffer alone, a full-range output is made possible by switching between two analog buffer circuits (referred to simply as "buffer circuits" below). The term "full-range output" refers to substantially the entire area of the range of power supply voltage of the driver circuit. As shown in Fig. 24, a first buffer circuit 1010 comprises a first changeover switch 1041 having a stationary end, which is connected to an input terminal 1001, and first and second switching terminals; a first constant-current source 1013 connected serially between the first switching terminal of the first changeover switch 1041 and a high-potential power supply VDD; a P-channel MOS transistor 1011 having a source, which is connected to the first terminal of the first changeover switch 1041, and a gate and drain that are tied together; a second constant-current source 1014 connected between the drain of the P-channel MOS transistor 1011 and a low-potential power supply VSS; a second changeover switch 1042 having a stationary end, which is connected to an output terminal 1002, and first and second switching terminals; a third constant-current source 1015 connected serially between the first switching terminal of the second changeover switch 1042 and the high-potential power supply VDD; and a P-channel MOS transistor 1012 having a source connected to the first terminal of the second changeover switch 1042, a gate connected to the gate of the P-channel MOS transistor 1011, and a drain connected to the low-potential power supply VSS.

30 **[0005]** A second buffer circuit 1020 comprises a fourth constant-current source 1023 connected between the low-potential power supply VSS and the second switching terminal of the first changeover switch 1041 whose fixed end is connected to the input terminal 1001; an N-channel MOS transistor 1021 having a source, which is connected to the second terminal of the first changeover switch 1041, and a gate and drain that are tied together; a fifth constant-current source 1024 connected between the drain of the N-channel MOS transistor 1021 and the high-potential power supply VDD; a sixth constant-current source 1025 connected serially between the low-potential power supply VSS and the second switching terminal of the second changeover switch 1042 whose stationary end is connected to the output terminal 1002; and an N-channel MOS transistor 1022 having a source connected to the second terminal of the second changeover switch 1042, a gate connected to the gate of the N-channel MOS transistor 1021, and a drain connected to the high-potential power supply VDD.

35 **[0006]** The buffer further includes a precharging circuit 1030, which comprises a switch 1031 between the output terminal 1002 and the high-potential power supply VDD, and a switch 1032 between the output terminal 1002 and the low-potential power supply VSS, for pre-discharging and precharging the output terminal 1002.

40 **[0007]** Fig. 25 illustrates the structure of a 6-bit digital-data driver [see Figure 3 in reference (1)]. The driver comprises a shift register 1100, a data register 1110, a latch 1120, a level shifter circuit 1130, an R-DAC 1160 (a reference-voltage generator 1150 and ROM decoder 1140), and the new buffer 1170. Analog voltage is supplied from the ROM decoder 1140 to the new buffer 1170, 1-bit data (D00, D10 and D20) of each 6-bit data set of R, G, B is supplied from the ROM decoder 1140 to the new buffer 1170, the precharging circuit 1030 supplies the data line with a suitable power supply voltage (VDD, VSS) based upon the single bit of data, and the switches 1041 and 1042 are selected to select the buffer circuit 1010 or 1020.

45 **[0008]** If the driver circuit shown in Fig. 24 is applied to a common-inversion drive liquid crystal display circuit (drive in which opposing-electrode voltage V_{com} is inverted), little power is consumed. Such a driver circuit is ideal for driving the liquid crystal display device of a mobile terminal such as a cellular telephone terminal. Further, by using a driver circuit that produces a full-range output, power consumption can be reduced further by lowering the power supply voltage. The driver circuit of Fig. 24 is one which can produce a full-range output by switching between the first buffer circuit 1010 and second buffer circuit 1020.

50 **[0009]** The first buffer circuit 1010 and second buffer circuit 1020 have a limitation imposed upon their operating ranges

owing to the threshold voltage V_{th} of their transistors. The changeover between the first buffer circuit 1010 and second buffer circuit 1020 must be performed in a voltage range (V_{lim1} to V_{lim2}) in which both of these buffer circuits operate.

[0010] If conditions such as ambient temperature are fixed, switching between the first buffer circuit 1010 and second buffer circuit 1020 in accordance with video digital data can perform driving.

[0011] In order to facilitate an understanding of the present invention, changeover between the buffer circuits 1010 and 1020 in a case where the driver circuit shown in Fig. 24 is used to drive the data line of a liquid crystal display panel will be described with reference to Fig. 6.

[0012] Fig. 6A is a diagram useful in describing a liquid crystal gamma characteristic (grayscale and signal voltage) and driver-circuit operating range (in the standard state) in common inversion drive (where potential V_{com} of opposing electrodes of a liquid crystal display device is switched between a high-potential voltage source and a low-potential voltage source). In Fig. 6A and in similar diagrams below, it will be assumed that the grayscale level has one-to-one correspondence with video digital data and that each grayscale is associated with two analog voltages corresponding to polarity. Fig. 6B is a diagram useful in describing a liquid crystal gamma characteristic and driver-circuit operating range (at the time of gamma modulation) in common inversion drive.

[0013] The operating range of a first analog buffer (which corresponds to the first buffer circuit 1010 of Fig. 24) is a voltage of 2 to 5V (which corresponds to grayscale 24 to 63 in positive polarity and grayscale 0 to 56 in negative polarity), the operating range of a second analog buffer (which corresponds to the second buffer circuit 1020 of Fig. 24) is a voltage of 0 to 3V (which corresponds to grayscale 0 to 56 in positive polarity and grayscale 24 to 63 in negative polarity), and the range in which drive changeover is possible is a voltage of 2 to 3V. Even if operation of the first and second analog buffers is changed over at level 32 using one higher-order bit of video digital data, for example, the voltage at changeover (the input voltage corresponding to the video digital data) for each of the positive and negative polarities is within the range in which the first and second analog buffers are capable of operating. As a result, an analog voltage corresponding to the grayscale level can be output.

[0014] Accordingly, in the case of the liquid crystal gamma characteristic (grayscale and voltage characteristic) of the kind shown in Fig. 6A, the first and second analog buffers can be changed over at grayscale level 32 by one higher-order bit of video digital data.

[0015] However, in the case of a gamma characteristic of the kind shown in Fig. 6B, the voltage of grayscale level 32 in the characteristic (solid line) of positive polarity is outside the operating range of the first analog buffer (which corresponds to the first buffer circuit 1010 of Fig. 24), and the voltage of grayscale level 32 in the characteristic (dashed line) of negative polarity is outside the operating range of the second analog buffer (which corresponds to the second buffer circuit 1020 of Fig. 24). This means that a changeover can no longer be performed at level 32. In other words, if the operating range of a first analog buffer is a voltage of 2 to 5V (grayscale levels 24 to 63), the operating range of a second analog buffer is a voltage of 0 to 3V (grayscale levels 24 to 63) and the first and second buffers are changed over at level 32, then the output of the first analog buffer will be fixed to voltage V_{lim1} between levels 32 to 48 with regard to positive polarity and the output of the second analog buffer will be fixed to voltage V_{lim2} between levels 32 to 48 with regard to negative polarity. That is, even if a video digital signal corresponding to grayscale levels 32 to 48 is input between grayscale levels 32 to 48, an analog voltage corresponding to these levels will not be output and so-called a skip in grayscale levels occurs. It should be noted that Fig. 6B illustrates an example of a case where modulation of the gamma characteristic is approximately the same for both the positive and negative polarities. However, it is readily understood that modulation that differs depending upon polarity also may occur.

[0016] In order to support operation under a wide range of temperatures as in the case of a mobile terminal or the like, various types of modulation are required. For example, display quality is maintained by modulating the gamma characteristic with respect to temperature, and power consumption is suppressed by modulating power supply voltage. A problem that arises in such cases is that a fixed changeover between buffers conforming to some specific video digital data (some specific grayscale level) cannot be carried out.

SUMMARY OF THE DISCLOSURE

[0017] Accordingly, it is an object of the present invention to provide a driver circuit so adapted that a first buffer circuit, which has an operating range at least on the side of a high potential, and a second buffer circuit, which has an operating range at least on the side of a low potential, can be switched between reliably in a drive changeover range, as well as a liquid crystal display device having this driver circuit.

[0018] This object is achieved by a data line driver circuit as claimed in claim 1; the dependent claims are related to further developments of the invention.

[0019] In the following brief description of the drawings and in the detailed description of the embodiment several structures are explained wherein the structures of figures 7 and 16a and the figures referring thereto as well as the related description do not fall under the scope of the claims. However, these "embodiments" which are no part of the invention, are presented as being useful for understanding the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

[0020]

Fig. 1 is a block diagram illustrating the structure of a driver circuit according to an embodiment of the present invention;
 Fig. 2 is a diagram useful in describing operation of the driver circuit according to the embodiment shown in Fig. 1;
 Fig. 3 is a diagram showing the structure of a multiple-output driver circuit having a plurality of the driver circuits according to the embodiment shown in Fig. 1;

Fig. 4 is a diagram for describing drive changeover voltage in a driver circuit according to the present invention;

Fig. 5 is a timing chart for describing operation of the driver circuit according to the embodiment shown in Fig. 1;
 Figs. 6A and 6B are diagrams useful in describing drive changeover voltage in a driver circuit according to the prior art serving as an example for comparative purposes, in which Fig. 6A is a diagram illustrating a liquid crystal gamma characteristic and operating range (standard state) of a driver circuit in common inversion drive, and Fig. 6B is a diagram illustrating a liquid crystal gamma characteristic and operating range (modulated) of a driver circuit in common inversion drive;

Fig. 7 is a block diagram illustrating the structure of a driver circuit according to another embodiment of the present invention;

Fig. 8 is a diagram useful in describing operation of the driver circuit according to the embodiment shown in Fig. 7;

Fig. 9 is a diagram showing the structure of a multiple-output driver circuit having a plurality of the driver circuits according to the embodiment shown in Fig. 7;

Fig. 10 is a diagram showing an example of the structure of a comparator in the driver circuit according to the embodiment shown in Fig. 7;

Fig. 11 is a diagram useful in describing operation of the comparator shown in Fig. 10;

Fig. 12 is a diagram showing another example of the structure of a comparator in the driver circuit according to the embodiment shown in Fig. 7;

Fig. 13 is a diagram useful in describing operation of the comparator shown in Fig. 12;

Fig. 14 is a diagram showing another example of the structure of a comparator in the driver circuit according to the embodiment shown in Fig. 12;

Fig. 15 is a diagram useful in describing operation of the comparator shown in Fig. 14;

Fig. 16A is a diagram showing another example of the structure of the driver circuit according to the embodiment shown in Fig. 7, and Fig. 16B is a diagram useful in describing the operation thereof;

Fig. 17 is a diagram showing an example of the structure of an analog buffer circuit in the driver circuit according to the embodiment shown in Fig. 1;

Fig. 18 is a diagram showing an example of the structure of an analog buffer circuit in the driver circuit according to the other embodiment shown in Fig. 7;

Fig. 19 is a diagram showing another example of the structure of an analog buffer circuit in the driver circuit according to the embodiment shown in Fig. 1;

Fig. 20 is a diagram showing another example of the structure of an analog buffer circuit in the driver circuit according to the other embodiment shown in Fig. 7;

Fig. 21 is a diagram showing another example of the structure of an analog buffer circuit in the driver circuit according to the embodiment shown in Fig. 1;

Fig. 22 is a diagram showing another example of the structure of an analog buffer circuit in the driver circuit according to the other embodiment shown in Fig. 7;

Figs. 23A and 23B are diagrams illustrating an example of the structure of reference voltage generating means in the driver circuit according to the embodiment shown in Fig. 7;

Fig. 24 is a diagram showing the structure of a buffer described in the reference "A New Low-Power Driver for Portable Devices," by H. Tsuchi, N. Ikeda and H. Hayama, SID 00 DIGEST pp. 146 - 149; and

Fig. 25 is a diagram showing the structure of a digital-data line driver described in the reference mentioned in Fig. 24.

PREFERRED EMBODIMENTS OF THE INVENTION

[0021] Preferred embodiments of the present invention will be described below.

The present invention provides a driver circuit which, even if individual analog buffers thereof cannot produce a full-range output, is capable of providing a full-range output by switching between the two buffers. The optimum one of the two buffers is selected to make possible normal drive at all times even when various types of modulation are applied. Specifically, modulation of a variety of conditions is divided into a plurality of steps, and a table is provided for storing digital data, which corresponds to a grayscale level at which the two buffers are changed over, on a per-modulation-step basis. The data in the table is adopted as reference data and is compared with video digital data, and the optimum

buffer is selected based upon the result of the comparison.

[0022] A voltage that resides in a range in which the two buffers are capable of being changed over is adopted as a reference voltage with regard to modulation of various conditions, a selected grayscale-level voltage is compared with the reference voltage, and the optimum one of the two buffers is selected in accordance with the result of the comparison.

[0023] In accordance with one embodiment of the present invention, there is provided a driver circuit for driving an output load such as a capacitive load, comprising: a first buffer circuit (13) and a second buffer circuit (14) having their input terminals connected commonly to one input terminal (1) to which an input signal voltage (V_{in}) is input and their output terminals connected commonly to an output terminal (2), the first buffer circuit (13) having an operating range at least on the side of a high potential and the second buffer circuit (14) having an operating range at least on the side of a low potential; a storage unit (3) for storing reference data, which is for determining changeover between the first and second buffer circuits (13 and 14), the reference data corresponding to a voltage within a range in which both the first and second buffer circuits (13 and 14) are capable of operating; and a comparator (5) for comparing an entered data signal and the reference data. The first and second buffer circuits (13 and 14) have their activation and deactivation controlled based upon an output signal (PN) of the comparator (5), which indicates result of the comparison, and a control signal.

[0024] Alternatively, in accordance with one preferred embodiment of the present invention, there is provided a driver circuit comprising: a first buffer circuit (13) and a second buffer circuit (14) having their input terminals connected commonly to one input terminal to which an input signal voltage is input and respective ones of output terminals connected commonly to an output terminal, the first buffer circuit (13) having an operating range that extends to a high-potential power supply voltage and the second buffer circuit (14) having an operating range that extends to a low-potential power supply voltage; a storage unit (3) for storing reference data, which corresponds to an input signal voltage within a range in which both the first and second buffer circuits are capable of operating, with regard to each of a standard state and modulation state of a characteristic relating to grayscale level and signal voltage; a selector (4) for selectively outputting reference data corresponding to the standard state or modulated state based upon modulation information that specifies modulation; and a comparator (5) for comparing entered data and the reference data output from the selector; and means for controlling activation and deactivation of the first buffer circuit and the second buffer circuit based upon an output signal of the comparator, which indicates result of the comparison, and a control signal.

[0025] The storage unit (3) stores reference data, which is for determining changeover between the first and second buffer circuits, with regard to positive polarity defining a characteristic from the low-potential power supply voltage and negative polarity defining a characteristic from the high-potential power supply voltage, the reference data being of positive and negative polarity and corresponding to a voltage within a drive changeover range (see Fig. 4) in which both the first and second buffer circuits are capable of operating.

[0026] The selector (4), to which a polarity signal (POL) specifying polarity is input, selects reference data of the positive or negative polarity based upon the value of the polarity signal.

[0027] Preferably, a storage unit (3a) stores reference data of the positive polarity, which corresponds to an input signal voltage within a range in which both the first and second buffer circuits are capable of operating, with regard to each of a standard state and modulated state of a gamma characteristic relating to grayscale level and signal voltage.

[0028] Preferably, a storage unit (3b) stores reference data of the negative polarity, which corresponds to a voltage within a drive changeover range in which both the first and second buffer circuits are capable of operating, with regard to each of a standard state and modulated state of a gamma characteristic relating to grayscale level and signal voltage.

[0029] The selector (4) selects one of the storage units (3a, 3b) on the basis of a polarity signal (POL) specifying polarity and selectively outputs the reference data corresponding to the standard state or modulated state based upon modulation information specifying modulation.

[0030] A plurality of items of reference data of positive polarity, which are defined in accordance with type of modulation of the gamma characteristic, are stored in the storage unit (3a), a plurality of items of reference data of negative polarity, which are defined in accordance with type of modulation of the gamma characteristic, are stored in the storage unit (3b), and the selector (4) selects one of the storage units (3a, 3b) based upon the polarity signal and selectively outputs the reference data conforming to the type of modulation based upon the modulation information.

[0031] In a case where the control signal specifies activation, the first buffer circuit (13) is placed in the operating state and the second buffer circuit (14) is shut down if the output signal of the comparator (5) is a value indicating that the entered data is equal to or greater than the reference data, and the second buffer circuit (14) is placed in the operating state and the first buffer circuit (13) is shut down if the output signal of the comparator (5) is a value indicating that the entered data is less than the reference data.

[0032] In accordance with one embodiment of the present invention, the polarity signal (POL) is a logic value indicating polarity, in inversion drive, of a common potential (V_{com}) of opposing electrodes in a liquid crystal display device.

[0033] In accordance with the embodiment of the present invention, the storage unit (3) and selector (4) may be provided externally of the driver circuit and may be electrically connected to the driver circuit. Furthermore, the storage unit (3) may be a register, a ROM or a non-volatile semiconductor memory device such as a writable EEPROM.

[0034] As shown in Fig. 3, in the embodiment, there are provided grayscale-level voltage generating means (200), which has a plurality of resistors ($R_0, R_1, \dots, R_n$) connected serially between first and second reference voltages, for generating grayscale-level voltages from taps thereof; and a decoder circuit (300), to which a digital data signal is input, for selectively outputting a corresponding voltage from output voltages of the grayscale-level voltage generating means (200). The driver circuit according to the present invention, which receives the output of the decoder circuit (300), drives an output load. The storage unit (3) and selector (4) are provided in common for a plurality of the driver circuits, and the driver circuit preferably incorporates the comparator (5).

[0035] In accordance with another embodiment of the present invention, as shown in Fig. 7, a driver circuit comprises: a first buffer circuit (13) and a second buffer circuit (14) having their input terminals connected commonly to one input terminal (1) to which an input signal voltage (V_{in}) is input and their output terminals connected commonly to an output terminal (2), the first buffer circuit (13) having an operating range at least on the side of a high potential and the second buffer circuit (14) having an operating range at least on the side of a low potential; reference voltage generating means (11) for generating a reference voltage V_{in2} corresponding to a voltage range in which both the first and second buffer circuits are capable of operating; and a comparator (12) for comparing the reference voltage V_{in2} , which is output from the reference voltage generating means (11), and the input signal voltage V_{in} ($= V_{in1}$); wherein the first buffer circuit and the second buffer circuit have their activation and deactivation controlled based upon an output signal of the comparator (12), which indicates result of the comparison, and a control signal. In a case where the control signal specifies activation, the first buffer circuit (13) is placed in the operating state and the second buffer circuit (14) is shut down if the output signal (VO) of the comparator (12) is a value indicating that the input signal voltage V_{in} is equal to or greater than the reference voltage V_{in2} , and the second buffer circuit (14) is placed in the operating state and the first buffer circuit (13) is shut down if the output signal of the comparator is a value indicating that the input signal voltage V_{in} is less than the reference voltage V_{in2} .

[0036] In this embodiment, the driver circuit may further comprise a first logic circuit (22 in Fig. 16), to which the output signal (VO) of the comparator (12) and the control signal are input, for outputting the result of a logical operation upon the comparator output signal (VO) to the first buffer circuit when the control signal is active, and a second logic circuit (23 in Fig. 16), to which a signal that is the inverse of the output signal (VO) of the comparator (12) and the control signal are input, for outputting the result of a logical operation upon the signal that is the inverse of the comparator output signal (VO) to the second buffer circuit when the control signal is active.

[0037] In accordance with this embodiment of the invention, as shown in Fig. 9, a liquid crystal display device comprises grayscale-level voltage generating means (200), which has a plurality of resistors ($R_0, R_1, \dots, R_n$) connected serially between first and second reference voltages, for generating grayscale-level voltages from taps thereof; and a decoder circuit (300), to which a digital data signal is input, for selectively outputting a corresponding voltage from output voltages of the grayscale-level voltage generating means (200). The driver circuit according to the present invention, which receives the output of the decoder circuit (300), drives an output load. The reference voltage generating means (11) is provided in common for a plurality of the driver circuits, and the driver circuit preferably incorporates the comparator (12).

[0038] In accordance with this embodiment of the invention, the comparator (12), as shown in Fig. 10, includes a differential amplifier circuit the differential inputs to which are the input signal V_{in} ($= V_{in1}$) and the reference voltage V_{in2} , and a holding circuit connected to the output of the differential amplifier circuit via a switch. The holding circuit comprises a flip-flop circuit connected to one output terminal of the differential amplifier circuit via a switch (113). The flip-flop includes a first inverter (111) having an input terminal connected to the switch (113), a second inverter (112) having an input terminal connected to an output terminal of the first inverter, and a switch (114) connected between the output terminal of the second inverter and the input terminal of the first inverter. The signal from the second inverter (112) is output as the comparator output signal (VO). When the differential amplifier circuit operates, the switch (113) is turned on and the output of the differential amplifier circuit is received and latched. When this occurs, the switch (113) is turned off and the switch (114) is turned on.

[0039] The differential amplifier circuit includes a switch (108) provided between a current source (105) driving the differential pair and a power supply, and a switch (109) provided in a path for feeding power to an output stage transistor (106) which receives the output of the differential pair. These switches are turned on only when the comparator operates, as a result of which consumption of power is reduced.

[0040] When the differential amplifier circuit operates, the switches (108, 109 and 113) are turned on and the output of the differential amplifier circuit is received and latched. When this occurs, the switches (108, 109 and 113) are turned off and the switch (114) is turned on.

[0041] In accordance with this embodiment of the invention, as shown in Fig. 12, the flip-flop of the comparator includes a first clocked inverter (111) connected to the output terminal of the output transistor of the differential amplifier circuit via the switch (113), and a second clocked inverter (112) having its input terminal connected to the output terminal of the first clocked inverter. The second clocked inverter (112) has an output terminal connected to the input terminal of the first clocked inverter (111), and the signal (VO) at the output terminal of the second clocked inverter and/or the signal at the output terminal of the first clocked inverter is output as the signal representing the result of the comparison. When

the differential amplifier circuit operates, the switches (108, 109 and 113) are all turned on and the output of the differential amplifier circuit is received and latched. When this occurs, the switches (108, 109 and 113) are turned off. The capacitance value of a load capacitance (C2) at the output terminal of the second clocked inverter (112) is made larger than that of the load capacitance (C1) at the output terminal of the first clocked inverter (111).

[0042] In accordance with the embodiment of the invention, as shown in Figs. 17 and 18, the first buffer circuit (13) includes a source-follower transistor (412) connected to the low-potential power supply (VSS) and the output terminal (2), first gate-bias control means (transistor 411, current sources 414 and 413, and switches 551 and 552), to which the input signal voltage is input, for supplying the source-follower transistor (412) with a gate bias voltage, and means (550) for charging the output terminal (2).

[0043] The second buffer circuit (14) includes a source-follower transistor (422) connected to the high-potential power supply (VDD) and the output terminal (2), second gate-bias control means (transistor 421, current sources 424 and 423, and switches 561 and 562), to which the input signal voltage is input, for supplying the source-follower transistor with a gate bias voltage, and means (560) for discharging the output terminal (2).

[0044] In accordance with the embodiment of the invention, as shown in Figs. 19 and 20, the first buffer circuit (13) is constituted by a first voltage follower circuit comprising a differential amplifier circuit, which has a differential pair comprising a pair of N-channel MOS transistors (313 and 314), in which the input terminal (1) is connected to a non-inverting input terminal and the output terminal (2) is connected to an inverting input terminal. The second buffer circuit (14) is constituted by a second voltage follower circuit comprising a differential amplifier circuit, which has a differential pair comprising P-channel MOS transistors (333 and 334), in which the input terminal (1) is connected to a non-inverting input terminal and the output terminal (2) is connected to an inverting input terminal. Means (15) is provided for charging and discharging the output terminal (2).

[0045] More specifically, the first buffer circuit (13) comprises: a differential stage having a differential pair comprising a pair of N-channel MOS transistors (313 and 314), a load circuit (311 and 312) connected between the output of the differential pair and the high-potential power supply, a current source (315) for driving the differential pair, and a first switch (511) for controlling the opening and closing of the current path between the current source and the low-potential power supply; and an output stage having a MOS transistor (316), to which the output of the differential pair is input, whose output is connected to the output terminal, a current source (317) connected between the output terminal (2) and the low-potential power supply, and a switch (512). The input terminal (1) and output terminal (2) are connected to the gates of the MOS transistor pair (313 and 314) constituting the differential pair. The second buffer circuit (14) comprises: a differential stage having a differential pair (323 and 324) comprising the pair of P-channel MOS transistors, a load circuit (321 and 322) connected between the output of the differential pair and the low-potential power supply, a current source (325) for driving the differential pair, and a switch (521) for controlling the opening and closing of the current path between the current source and the high-potential power supply; and an output stage having a MOS transistor (326), to which the output of the differential pair is input, whose output is connected to the output terminal, a current source (327) connected between the output terminal (2) and the low-potential power supply, and a switch (522). The input terminal (1) and output terminal (2) are connected to the gates of the MOS transistor pair (323 and 324) constituting the differential pair.

[0046] In accordance with the embodiment of the invention, as shown in Figs. 21 and 22, the first buffer circuit (13) is constituted by a first voltage follower circuit comprising a differential amplifier circuit, which has a differential pair comprising the pair of N-channel MOS transistors (313 and 314), in which the input terminal (1) is connected to a non-inverting input terminal and the output terminal (2) is connected to an inverting input terminal; a source-follower transistor (412) connected to the low-potential power supply and the output terminal; and first gate-bias control means (transistor 411, current sources 414 and 413 and switches 551 and 552), to which the input signal voltage is input, for supplying the source-follower transistor with a gate bias voltage. The second buffer circuit (14) is constituted by a second voltage follower circuit comprising a differential amplifier circuit, which has a differential pair comprising the pair of P-channel MOS transistors (323 and 324), in which the input terminal (1) is connected to a non-inverting input terminal and the output terminal (2) is connected to an inverting input terminal; a source-follower transistor (422) connected to the high-potential power supply and the output terminal; and second gate-bias control means (transistor 421, current sources 424 and 423 and switches 561 and 562), to which the input signal voltage is input, for supplying the source-follower transistor with a gate bias voltage.

[0047] In accordance with the embodiment of the invention, the reference voltage generating means (11) has a plurality of resistors (R1 and R2) and a switch (120) connected between first and second reference voltages. When the switch (120) is in the ON state, a voltage within the drive changeover range, which is defined by the overlap between the operating ranges of the first and second buffers, is output as a reference voltage from the point at which the resistors are connected. It should be noted that diode-connected transistors or the like might be used as the plurality of resistors (R1 and R2).

[0048] Embodiments of the present invention will now be described in greater detail with reference to the drawings. Fig. 1 is a block diagram illustrating the structure of a driver circuit according to an embodiment of the present invention.

As shown in Fig. 1, the driver circuit according to this embodiment comprises a register 3 having a positive-polarity reference-data table 3a and a negative-polarity reference-data table 3b for storing, for every type of modulation of a characteristic of the relation between grayscale level and voltage (inclusive also of the characteristic in the standard state thereof as a matter of course), reference data (positive-polarity reference data and negative-polarity reference data, respectively) corresponding to a grayscale level at which first and second analog buffer circuits 13, 14 are changed over; a selector 4, to which outputs of the positive-polarity reference-data table 3a and negative-polarity reference-data table 3b are input, for selecting one of the tables based upon a polarity signal POL and for selectively outputting reference data, which conforms to the modulation, based upon modulation information; comparator 5 for comparing entered video digital data and the output of the selector 4; and first and second analog buffer circuits 13 and 14, to which an output PN of the comparator, which represents the result of the comparison, and a control signal are input, for having their activation and deactivation controlled, wherein the input terminals of these buffer circuits are connected in common to an input terminal 1 and their output terminals are connected in common to an output terminal 2. The data in the positive-polarity reference-data table 3a and negative-polarity reference-data table 3b has the same bit width and the same binary expression format as those of video digital data. The comparator 5 comprises a well-known digital comparator for comparing magnitudes of two digital data. An analog voltage, which corresponds to video digital data input to the comparator 5, is applied to the input terminal 1.

[0049] At any modulation step, reference data (positive polarity and negative polarity) corresponding to the modulation step is selected by the selector 4 in accordance with the polarity signal POL, the comparator 5 compares the selected reference data and the video digital data to determine whether the grayscale level corresponding to the video digital data is lower or higher with regard to an electric potential than a changeover grayscale level, and outputs the discrimination signal PN. One of the first and second analog buffers circuits 13 and 14 is selected by the discrimination signal PN and is driven. The control signal controls the operation of the first and second analog buffer circuits 13 and 14. In Vcom inversion drive control, the polarity signal POL is placed at the high or low level depending upon whether the Vcom voltage is a low potential (positive drive) or a high potential (negative drive).

[0050] At any modulation step, reference data (positive polarity and negative polarity) corresponding to the modulation step is selected by the selector 4 in accordance with the polarity signal POL, the comparator 5 compares the selected reference data and the video digital data to determine whether the grayscale level corresponding to the video digital data is lower or higher than a changeover grayscale level, and outputs the discrimination signal PN. One of the first and second analog buffers circuits 13 and 14 is selected by the discrimination signal PN and is driven. The control signal controls the operation of the first and second analog buffer circuits 13 and 14. In Vcom inversion drive control, the polarity signal POL is placed at the high or low level depending upon whether the Vcom voltage is a low potential (positive drive) or a high potential (negative drive).

[0051] Fig. 2 is a diagram illustrating the control operation of the circuit shown in Fig. 1. When the control signal is at the low level, the first and second analog buffer circuits 13 and 14 cease operating (become inactive) irrespective of the output PN of comparator 5. When the control signal is at the high level and the output PN of the comparator 5 is at the high level, the first analog buffer circuit 13 operates and the second analog buffer circuit 14 ceases operating (becomes inactive).

[0052] When the control signal is at the high level and the output PN of the comparator 5 is at the low level, the second analog buffer circuit 14 operates and the first analog buffer circuit 13 ceases operating (becomes inactive).

[0053] Fig. 3 is a diagram showing an arrangement in which the driver circuit according to this embodiment of the invention is applied to a multiple-output driver circuit. This multiple-output driver circuit is used to drive the data line of a liquid crystal display device, by way of example. As shown in Fig. 3, the multiple-output driver circuit has grayscale-level voltage generating means 200, which is composed of a resistor string obtained by serially connecting a plurality of resistance elements R0 to Rn between a power supply V1 and a power supply V2 serving as reference voltages, for outputting analog voltages, which conform to polarity, from the taps of the resistor string. The grayscale-level voltages (analog voltages) from the grayscale-level voltage generating means 200 are input to a decoder 300, to which the video digital signal is also applied. The decoder 300 selectively outputs a grayscale-level voltage corresponding to the video digital signal and inputs the voltage to a driver circuit 100. It should be noted that the grayscale-level voltage generating means 200 may be so constructed that the power supplies V1 and V2 are made fixed voltages and analog voltages conforming to polarity are output from resistor-string taps the number of which is twice the number of grayscale levels. Alternatively, an arrangement may be adopted in which the potential levels of the power supplies V1 and V2 are inverted in sync with a reversal of polarity and analog voltages conforming to polarity are output from resistor-string taps the number of which is the same as that of the number of grayscale levels.

[0054] The driver circuit 100 has the construction of the above embodiment described with reference to Fig. 1. Each driver circuit 100 includes the first and second analog buffer circuits 13 and 14 and the comparator 5. The register 3 and selector 4 are shared by each of the driver circuits 100.

[0055] Fig. 4 is a diagram illustrating an example of the gamma characteristic of liquid crystal and the operating range of a driver circuit in common inversion drive. The gamma characteristic at the time of operation with positive polarity is

represented by a solid line (polarity signal POL = H), and the gamma characteristic at the time of operation with negative polarity is represented by a broken line (polarity signal POL = L). Positive-polarity reference data and negative-polarity reference data has been stored in the register 3 in such a manner that drive changeover voltage V_c falls within a drive changeover range defined by limits V_{lim1} , V_{lim2} . Specifically, in accordance with this embodiment, the changeover between the first analog buffer circuit 13 and second analog buffer circuit 14 is performed by providing reference data, which corresponds to voltage V_c within the drive changeover range V_{lim1} to V_{lim2} , for every type of modulation. In the example of Fig. 4 (which represents the standard state), the drive changeover voltage V_c is common to both the positive and negative polarities and digital data corresponding to grayscale levels M and N (positive polarity: grayscale level M; negative polarity: grayscale level N) nearest to the voltage V_c are set beforehand as standard-state reference data for each polarity. The first analog buffer circuit 13 is activated when the entered video digital data takes on a value which corresponds to a voltage equal to or greater than that of the reference data, and the second analog buffer circuit 14 is activated when the entered video digital data takes on a value of voltage less than that of the reference data.

[0056] Reference will now be had to Figs. 6A, and 6B for the purpose of comparison. In a case where the changeover between a first analog buffer (which corresponds to the first analog buffer circuit 13 of Fig. 1) and a second analog buffer (which corresponds to the second analog buffer circuit 14 of Fig. 1) is performed at grayscale level 32 among grayscale levels 0 to 63 in response to one higher order bit of video digital data, the changeover is possible if the signal voltage (the entered grayscale-level voltage) corresponding to grayscale level 32 falls within the drive changeover range (V_{lim1} to V_{lim2}) of the first and second analog buffers, as shown in Fig. 6A. In Fig. 6B, however, in which modulation has been applied, the signal voltage corresponding to grayscale level 32 falls outside the drive changeover range (V_{lim1} to V_{lim2}). In the case of positive polarity, the output of the first analog buffer is fixed at V_{lim1} between grayscale levels 32 to 48 and, in the case of negative polarity, the output of the second analog buffer is fixed at V_{lim2} between grayscale levels 32 to 48. In other words, even if a video digital signal corresponding to levels 32 to 48 is input, an analog voltage corresponding to these levels will not be output and so-called "tone jump" occurs. By contrast, in accordance with the present invention, the changeover in operation between the first analog buffer and second analog buffer is performed at a voltage within the drive changeover range (V_{lim1} to V_{lim2}). That is, control through which the modulation data prevailing at the time of changeover is varied for each type of modulation is carried out. As a result, tone jump does not occur.

[0057] Fig. 5 is a timing chart in the case of a modulation step having the gamma characteristic shown in Fig. 4. At timing t_1 in Fig. 5, the polarity signal POL is at the high level and the reference data is positive-polarity data DM (data corresponding to grayscale level M). The reference data is compared with video digital data D16 corresponding to grayscale level 16, the comparator output PN changes from the high to the low level, the first analog buffer circuit 13 is changed over to the second analog buffer circuit 14 and the second analog buffer circuit 14 operates.

[0058] At time t_2 , the polarity signal POL assumes the low level and the reference data becomes negative-polarity data DN (data corresponding to grayscale level N). The reference data is compared with video digital data D16 corresponding to grayscale level 16, the comparator output PN changes to the high level and the first analog buffer circuit 13 is selected.

[0059] At time t_3 , the polarity signal POL assumes the high level and the reference data becomes positive-polarity data DM. The reference data is compared with video digital data D40 corresponding to grayscale level 40, the comparator output PN is at the high level and the first analog buffer circuit 13 is selected and activated.

[0060] At time t_4 , the polarity signal POL assumes the low level and the reference data becomes negative-polarity data DN. The reference data is compared with video digital data D40 corresponding to grayscale level 40, the comparator output PN is at the high level and the first analog buffer circuit 13 is selected.

[0061] At time t_5 , the polarity signal POL assumes the high level and the reference data becomes positive-polarity data DM. The reference data is compared with video digital data D63 corresponding to grayscale level 63, the comparator output PN is at the high level and the first analog buffer circuit 13 is selected and activated.

[0062] At time t_6 , the polarity signal POL assumes the low level and the reference data becomes negative-polarity data DN. The reference data is compared with video digital data D63 corresponding to grayscale level 63, the comparator output PN falls to the low level and the second analog buffer circuit 14 is selected.

[0063] Fig. 7 is a block diagram illustrating the structure of another embodiment of the present invention. As shown in Fig. 7, the driver circuit according to this embodiment comprises reference voltage generating means 11, a comparator 12 for comparing the output of the reference voltage generating means 11 and input signal voltage V_{in} ($= V_{in1}$), and first and second analog buffer circuits 13 and 14, to which an output VO of the comparator and a control signal are input, for having their activation and deactivation controlled, wherein the input terminals of these buffer circuits are connected in common to the input terminal 1 and their output terminals are connected in common to the output terminal 2.

[0064] The reference voltage generating means 11 generates reference voltage V_c , at which the first and second analog buffers 13 and 14 are capable of being changed over, for each of a variety of modulation steps. That is, the reference voltage V_c is provided within a voltage range in which both the first and second analog buffers 13 and 14 are capable of operating.

[0065] The comparator 12 compares the grayscale-level voltage V_{in} , which has been selected by the video digital data, with the reference voltage V_c , and selects one of the first and second analog buffers 13, 14 in accordance with the sizes of the compared voltages, whereby the selected buffer is driven. The control signal controls the operation of the reference voltage generating means 11, comparator 12 and the first and second analog buffer circuits 13 and 14. Operation is halted except when necessary. Of course, an arrangement may be adopted in which the input signal voltage V_{in} is supplied to the first and second analog buffer circuits 13 and 14 upon being delayed by a delay circuit (not shown) for a length of time needed for the comparator 12 to execute comparison processing.

[0066] Fig. 8 is a diagram illustrating the control operation of the arrangement shown in Fig. 1. When the control signal is at the low level, the first and second analog buffer circuits 13 and 14 cease operating (become inactive). When the control signal is at the high level and the output PN of the comparator 12 is at the high level, the first analog buffer circuit 13 operates and the second analog buffer circuit 14 ceases operating (becomes inactive).

[0067] When the control signal is at the high level and the output of the comparator 12 is at the low level, the second analog buffer circuit 14 operates and the first analog buffer circuit 13 ceases operating (becomes inactive).

[0068] Fig. 9 is a diagram in which the driver circuit shown in Fig. 7 is applied to a multiple-output driver circuit. This multiple-output driver circuit is used to drive the data line of a liquid crystal display device, by way of example. As shown in Fig. 9, the multiple-output driver circuit has the grayscale-level voltage generating means 200, which is composed of a resistor string obtained by serially connecting a plurality of resistance elements R_0 to R_n between a power supply V_1 and a power supply V_2 serving as reference voltages, for outputting analog voltages, which conform to polarity, from the taps of the resistor string. The grayscale-level voltages (analog voltages) from the grayscale-level voltage generating means 200 are input to a decoder 300, to which the video digital signal is also applied. The decoder 300 selectively outputs a grayscale-level voltage corresponding to the video digital signal and inputs the voltage to the driver circuit 100. It should be noted that the grayscale-level voltage generating means 200 may be so constructed that the power supplies V_1 and V_2 are made fixed voltages and analog voltages conforming to polarity are output from resistor-string taps the number of which is twice the number of gray levels. Alternatively, an arrangement may be adopted in which the potential levels of the power supplies V_1 and V_2 are inverted in sync with a reversal of polarity and analog voltages conforming to polarity are output from resistor-string taps the number of which is the same as that of the number of grayscale levels. The driver circuit 100 has the construction of the above embodiment described with reference to Fig. 7. Each driver circuit 100 includes the first and second analog buffer circuits 13 and 14 and the comparator 12. The reference voltage generating means 11 is shared by each of the driver circuits 100.

[0069] Fig. 10 is a diagram showing an example of the structure of the comparator 12 in the driver circuit according to the embodiment shown in Fig. 7.

As shown in Fig. 10, the comparator 12 includes P-channel MOS transistors 103 and 104 constituting a differential pair and having their sources tied together and connected to one end of a constant-current source 105. The grayscale-level voltage (input signal voltage V_{in}) and the reference voltage are input to the gates of the P-channel MOS transistors 103 and 104, respectively, and the drains of the P-channel MOS transistors 103 and 104 are connected respectively to N-channel MOS transistors 101 and 102 (transistor 102 is on the input side and transistor 101 is on the output side), which construct a current mirror circuit. The other end of the constant-current source 105 is connected to the high-potential power supply VDD via a switch 108.

[0070] The drain of the P-channel MOS transistor 103 is connected to the gate of an N-channel MOS transistor 106 whose source is connected to the low-potential power supply VSS and whose drain is connected to one end of a constant-current source 107. The other end of the constant-current source 107 is connected to the high-potential power supply VDD via a switch 109.

[0071] The drain of the N-channel MOS transistor 106 is connected to one end of a switch (transfer switch) 113, and the other end of the switch 113 is connected to a flip-flop comprising two inverters 111 and 112. The output of the inverter 111 is connected to the input of the inverter 112, and the output of the inverter 112 is connected to the input of the inverter 111. More specifically, one end of the switch (transfer switch) 113 is connected to the input terminal of the inverter 111, the output terminal of the inverter 111 is connected to the input terminal of the inverter 112, and the output terminal of the inverter 112 is connected to the input terminal of the inverter 111 via the switch 114. The outputs of the inverters 111 and 112 are extracted as the outputs VOB and VO, respectively.

[0072] Fig. 11 is a timing chart useful in describing the operation of the comparator 12 having the circuit structure shown in Fig. 10. When the switches 108, 109, 113 are turned on and the switch 114 turned off by the control signal, the differential amplifier circuit is activated and the result of the comparison is transmitted to the flip-flop.

[0073] The operation of the comparator 12 shown in Fig. 10 will now be described. First, assume that the switches 108, 109, 113 are on and that the switch 114 is off, so that the differential amplifier circuit is operating and the grayscale-level voltage and reference voltage is compared. When the grayscale-level voltage V_{in1} is lower than the reference voltage V_{in2} , the transistor 103 has a larger drain current than that of the transistor 104, the gate voltage of the N-channel MOS transistor 106 increases and the potential at the connection between the drain of transistor 106 and the constant-current source 107 takes on the low-potential level. When the grayscale-level voltage V_{in1} is higher than the

reference voltage V_{in2} , a larger drain current flows into the transistor 104, the gate voltage of the N-channel MOS transistor 106 decreases and the potential at the connection between the drain of transistor 106 and the constant-current source 107 takes on the high-potential level. The output of the differential circuit is input to the inverter 111 via the switch 113 (this switch 114 is off at this time).

[0074] The switch 113 is turned off (and so are the switches 108, 109), the switch 114 is turned on, the flip-flop is constructed by the two inverter stages, and the input data (result of the comparison) of inverter 111 is latched and output as VO.

[0075] Fig. 12 is a diagram showing another structure of the comparator 12 according to this embodiment of the invention. The power consumption of the comparator shown in Fig. 12 is lower than that of a circuit shown in Fig. 10.

[0076] As shown in Fig. 12, the structure of the differential circuit is similar to that shown in Fig. 11. With regard to the flip-flop, a switch 115P is provided in a power feeding path between the high-potential power supply VDD and the high-potential power supply terminal of the inverter 111, and a switch 115N is provided in a power feeding path between the low-potential power supply VSS and the low-potential power supply terminal of the inverter 111. Further, a switch 116P is provided between the high-potential power supply VDD and the power supply path of the inverter 112, and a switch 115N is provided between the low-potential power supply VSS and the power supply path of the inverter 112. The switch 114 in Fig. 11 is eliminated. A storage operation is performed utilizing stored charge in a parasitic capacitance C1 at the output of the inverter 111 and a parasitic capacitance C2 at the output of the inverter 112. The capacitance C2 is made larger than the capacitance C1. The duration of charge/discharge of capacitance C1 by the inverter 111 is made shorter than that of charge/discharge of capacitance C2 by the inverter 112. As a result, operation of the flip-flop is stabilized.

[0077] Fig. 13 is a timing chart illustrating the operation of the circuit shown in Fig. 12. Over the initial part of the length of one output period, the switches 108, 109 and 113 are turned on, the result of the comparison from the differential circuit is transmitted to the input terminal of the inverter 111 of the flip-flop and the switches 115P, 115N, 116P and 116N are turned off. Next, the switches 108, 109 and 113 are turned off, the switches 115P, 115N, 116P and 116N are turned on and the flip-flop stores data.

[0078] It should be noted that by establishing the relation $C2 > C1$ with regard to the load capacitance C2 of inverter 112 and the load capacitance C1 of inverter 111, malfunction could be prevented. That is, the rise time and decay time of the signal resulting from the charging and discharging of the output load of inverter 11 is set to be shorter than in the case of the inverter 112. Operation of the flip-flop is stabilized as a result.

[0079] When the switch 113 is ON, the output of the differential circuit charges or discharges the capacitance C2 and the output VO of the comparator is caused to change before time t1 at which the switch 113 is turned off.

It should be noted that if the current controlled by the constant-current sources 105 and 107 is kept sufficiently small in the comparator of Fig. 12, the change in input potential of the inverter 111 while the switches 108, 109 and 113 are ON will become more gentle. However, since the switches 115P, 115N, 116P and 116N are OFF, feedthrough current does not occur in the inverters 111 and 112. If the switches 108, 109 and 113 are turned off and the switches 115P, 115N, 116P and 116N are turned on after the input potential of the inverter 111 stabilizes at the high or low level, then the inverters 111 and 112 will operate immediately and the comparator can be operated without loss due to power consumption ascribable to feedthrough current. Further, though not shown in Fig. 12, a switch is provided in the power supply path of the circuit to which the output VO of the comparator is input, and good effects can be obtained if the switch is controlled in sync with the switches 115P, 115N, 116P and 116N. On the other hand, if current controlled by the constant-current sources 105 and 107 is kept sufficiently small in the comparator of Fig. 10, loss due to power consumption ascribable to feedthrough current of the inverters 111 and 112 increases and, as a result, a sufficiently low power consumption cannot be achieved.

[0080] Fig. 14 is a diagram illustrating transistor levels in the circuit arrangement shown in Fig. 12. As shown in Fig. 14, the constant-current sources 105, 107 of Fig. 12 are constructed by P-channel MOS transistors having a bias voltage BIASP supplied to the gates thereof, and the switches 108 and 109 of Fig. 12 are constructed by P-channel MOS transistors having a gate signal SC1B (a signal that is the inverse of SC1) supplied to the gates thereof.

[0081] Further, as shown in Fig. 14, the switch 113 of Fig. 12 comprises a CMOS transfer gate, the control signal SC1B is supplied to the gate of P-channel MOS transistor 113P, and the control signal SC1 is supplied to the gate of N-channel MOS transistor 113N. The switch 113 turns on when the control signal SC1 is high.

[0082] The inverter 111, which is a clocked inverter, comprises a P-channel MOS transistor 111P and an N-channel MOS transistor 111N having their gates tied together, their drains tied together and constructing a CMOS (complementary MOS) inverter; a P-channel MOS transistor 115P having a source connected to the power supply VDD, a gate connected to the control signal SC1 and a drain connected to the source of the P-channel MOS transistor 111P; and an N-channel MOS transistor 115N having a gate connected to the control signal SC1B and a drain connected to the source of the N-channel MOS transistor 111N.

[0083] The inverter 112, which is a clocked inverter, comprises a P-channel MOS transistor 112P and an N-channel MOS transistor 112N having their gates tied together, their drains tied together and constructing a CMOS inverter; a P-channel MOS transistor 116P having a source connected to the power supply VDD, a gate connected to the control

signal SC1 and a drain connected to the source of the P-channel MOS transistor 112P; and an N-channel MOS transistor 116N having a gate connected to the control signal SC1B and a drain connected to the source of the N-channel MOS transistor 112N.

[0084] Fig. 15 is a timing chart illustrating the operation of the comparator shown in Fig. 14. Over the initial part (t_0 to t_1) of the length of one output period, the control signal SC1 is placed at the high level (ON) (SC1B is at the low level). On a succeeding period, the control signal SC1 is then placed at the low level (SC1B is placed at the high level). With the control signal SC1 at the high level, the differential circuit is activated, switch 13 turns on and the inverters 11 and 12 are deactivated. With the control signal SC1 at the low level, switch 13 turns off and inverters 11 and 12 are activated.

[0085] Fig. 16A is a diagram showing the structure of another embodiment of the present invention. As shown in Fig. 16A, this circuit includes the reference voltage generating means 11, the comparator 12, the first analog buffer circuit 13 and the second analog buffer circuit 14. The circuit further includes a NAND gate 22 the inputs to which are the output VO of the comparator 12 and a control signal SC0, and a NAND gate 23 the inputs to which are a signal, which is obtained by inverting the output VO of the comparator 12 by an inverter 24, and the control signal SC0. The outputs of the NAND gates 22 and 23 are supplied to the first analog buffer circuit 13 and second analog buffer circuit 14 as control signals.

[0086] It should be noted that the control signal SC1 controls the operation of the reference voltage generating means 11 and the comparator 12 shown in Fig. 14.

[0087] Fig. 16B is a timing chart useful in describing the operation of the circuit shown in Fig. 16A. Here SC0 represents the control signal and VO the output of comparator 12. When SC0 is at the low level, the outputs of NAND gates 22 and 23 are at the high level. When SC0 is at the high level, NAND gate 22 outputs a signal that is the inverse of VO and NAND gate 23 outputs VO.

[0088] Fig. 17 is a diagram showing an example of the structure of the analog buffer circuits 13 and 14 in the driver circuit shown in Fig. 1.

As shown in Fig. 17, the first analog buffer circuit 13 includes a constant-current source 413 and a switch 551 connected in series between the input terminal 1 and high-potential power supply VDD; a P-channel MOS transistor 411 having a source connected to the input terminal 1 and a gate and drain that are connected together; a constant-current source 414 and a switch 552 connected in series between the drain of the P-channel MOS transistor 411 and low-potential power supply VSS; a constant-current source 415 and a switch 554 connected in series between the output terminal 2 and high-potential power supply VDD; and a P-channel MOS transistor 412 having a source connected to the output terminal 2, a gate connected in common with the gate of the P-channel MOS transistor 411, and a drain connected to the low-potential power supply VSS via a switch 553. A switch 550 is connected between the output terminal 2 and high-potential power supply VDD and in parallel with the series circuit composed of the constant-current source 415 and switch 554.

[0089] The second analog buffer circuit 14 includes a constant-current source 423 and a switch 561 connected in series between the input terminal 1 and low-potential power supply VSS; an N-channel MOS transistor 421 having a source connected to the input terminal 1 and a gate and drain that are connected together; a constant-current source 424 and a switch 562 connected in series between the drain of the N-channel MOS transistor 421 and high-potential power supply VDD; a constant-current source 425 and a switch 564 connected in series between the output terminal 2 and low-potential power supply VSS; and an N-channel MOS transistor 422 having a source connected to the output terminal 2, a gate connected in common with the gate of the N-channel MOS transistor 421, and a drain connected to the high-potential power supply VDD via a switch 563. A switch 560 is connected between the output terminal 2 and low-potential power supply VSS and in parallel with the series circuit composed of the constant-current source 425 and switch 564.

[0090] An example of operation of the first analog buffer circuit 13 will now be described. Control is performed in response to control signals in such a manner that switch 550 is turned on and switches 551, 552, 553 and 554 turned off, switches 551 and 552 are then turned on, after which switch 550 is turned off and switches 553 and 554 turned on.

[0091] When switches 551 and 552 are turned on, a common-gate potential VG1 of the transistors 411 and 412 becomes a voltage shifted from the input signal voltage V_{in} by a gate-source voltage V_{gs1} of the transistor 411 owing to the action of transistor 411. Specifically, we have

$$VG1 = V_{in} + V_{gs1} \quad \dots (1)$$

It should be noted that the gate-source voltage V_{gs} is represented by the potential of the gate with respect to the source.

[0092] The transistor has a unique V_I characteristic between drain-source current I_{ds} and gate-source voltage V_{gs} , and the gate-source voltage V_{gs1} of transistor 411 is uniquely decided by the I_{ds} - V_{gs} characteristic of the transistor 411 and current I_1 controlled by the constant-current source 414.

[0093] Let the gate-source voltage that prevails when the drain-source current of the transistor 411 becomes I_1 (the current value of the constant-current source 414) be represented by $V_{gs1}(I_1)$. In such case the gate voltage V_{G1} of the transistor 411 stabilizes at

$$V_{G1} = V_{in} + V_{gs1}(I_1) \quad \dots (2)$$

[0094] When the voltage V_{G1} is applied to the gate of the transistor 412, the output voltage V_{out} becomes a voltage shifted from the voltage V_{G1} by a gate-source voltage V_{gs2} of the transistor 412. Specifically, we have

$$V_{out} = V_{G1} - V_{gs2} \quad \dots (3)$$

The output voltage V_{out} stabilizes when the drain-source current of transistor 412 becomes equal to I_3 (the current value of constant-current source 415). The gate-source voltage V_{gs2} of transistor 412 at this time becomes $V_{gs2}(I_3)$ owing to the I_{ds} - V_{gs} characteristic of transistor 412 and the current I_3 . The output voltage V_{out} stabilizes at

$$V_{out} = V_{G1} - V_{gs2}(I_3) \quad \dots (4)$$

[0095] From Equations (2) and (4), the output voltage V_{out} that prevails when the input signal voltage V_{in} is constant becomes

$$V_{out} = V_{in} + V_{gs1}(I_1) - V_{gs2}(I_3) \quad \dots (5)$$

[0096] The output-voltage range at this time becomes narrower than the voltage range between power supply voltage V_{DD} and power supply voltage V_{SS} by a voltage difference equivalent to at least the gate-source voltage $V_{gs2}(I_3)$ of transistor 412. If currents I_1 and I_3 of constant-current sources 414 and 415, respectively, are controlled in such a manner that gate-source voltages $V_{gs1}(I_1)$ and $V_{gs2}(I_3)$ of transistors 411 and 412, respectively, become equal, then the output voltage V_{out} becomes a voltage equal to the input signal voltage V_{in} on the basis of Equation (5). Further, even if the transistor characteristic fluctuates, a highly precise voltage output can be produced, irrespective of this fluctuation, by setting the element sizes and currents I_1 and I_3 of the transistors 411 and 412 in such a manner that

$$V_{gs1}(I_1) - V_{gs2}(I_3)$$

will not change.

[0097] More specifically, a voltage output that is independent of threshold-voltage fluctuation of the transistors can be produced by setting the element sizes of the transistors 411 and 412 and currents I_1 and I_3 so as to be equal, or by uniformizing the channel lengths of the transistors 411 and 412 and setting the currents I_1 and I_3 in accordance with the channel-width ratio. Further, if the current I_2 of constant-current source 413 is controlled so as to become equal to the current I_1 of constant-current source 414, the buffer circuits can be operated with ease even in case of a low current supplying capability for the external circuit that supplies the input signal voltage V_{in} . It should be noted that the buffer circuits can operate even in the absence of the constant-current source 413. In such case, however, it is required that the external circuit that supplies the input signals voltage V_{in} has a satisfactory current supply capability.

[0098] Further, with regard to operation of the first analog buffer circuit 13, by charging the output terminal 2 to the voltage V_{DD} in the first half of one output period by controlling the switch 550, the transistor 412 can be made to perform a source-follower operation with respect to any input signal voltage V_{in} so that the output terminal 2 can be driven rapidly to the voltage represented by Equation (5) above.

[0099] It should be noted that the current supplying capability by the source-follower operation of the transistor 412 declines as the gate-source voltage of the transistor 412 approaches the threshold voltage. Nevertheless, the capability to supply the current I_3 is maintained even at minimum. By adjusting current I_3 , therefore, the driving capability of the

buffer circuits and the consumed current can be changed. As mentioned above, the buffer circuits possess a high driving capability despite a simple structure. By setting the element sizes of the transistors 411 and 412 and currents I1 and I3 taking into account a fluctuation in transistor characteristics, a highly precise voltage output can be realized regardless of this fluctuation.

[0100] An example of operation of the second analog buffer circuit 14 will now be described. Control is performed in response to control signals in such a manner that switch 560 is turned on and switches 561, 562, 563 and 564 turned off, switches 561 and 562 are then turned on, after which switch 560 is turned off and switches 563 and 564 turned on.

[0101] When switches 561 and 562 are turned on, a common-gate potential VG2 of the transistors 421 and 422 becomes a voltage shifted from the input signal voltage Vin by a gate-source voltage Vgs3 of the transistor 421 owing to the action of transistor 421. Specifically, we have

$$VG2 = Vin + Vgs3 \quad \dots (1)'$$

[0102] The transistor has a unique VI characteristic between drain-source current Ids and gate-source voltage Vgs, and the gate-source voltage Vgs3 of transistor 421 is uniquely decided by the Ids-Vgs characteristic of the transistor 421 and current I.

[0103] Let the gate-source voltage that prevails when the drain-source current of the transistor 421 becomes I4 (the current value of the constant-current source 424) be represented by Vgs3(I4). In such case the gate voltage VG2 of transistor 421 stabilizes at

$$VG2 = Vin + Vgs3(I4) \quad \dots (2)'$$

[0104] When the voltage VG2 is applied to the gate of the transistor 422, the output voltage Vout becomes a voltage shifted from the voltage VG2 by a gate-source voltage Vgs4 of the transistor 422. Specifically, we have

$$Vout = VG2 - Vgs4 \quad \dots (3)'$$

[0105] The output voltage Vout stabilizes when the drain-source current of transistor 422 becomes equal to I5 (the current value of constant-current source 425). The gate-source voltage Vgs4 of transistor 422 at this time becomes Vgs4(I5) owing to the Ids-Vgs characteristic of transistor 422 and the current I5. The output voltage Vout stabilizes at

$$Vout = VG2 - Vgs4(I5) \quad \dots (4)'$$

[0106] From Equations (2)' and (4)', the output voltage Vout that prevails when the input signal voltage Vin is constant becomes

$$Vout = Vin + Vgs3(I4) - Vgs4(I5) \quad \dots (5)'$$

[0107] The output-voltage range at this time becomes narrower than the voltage range between power supply voltage VDD and power supply voltage VSS by a voltage difference equivalent to at least the gate-source voltage Vgs4(I5) of transistor 422. If currents I4, I5 of constant-current sources 424 and 425, respectively, are controlled in such a manner that gate-source voltages Vgs3(I4) and Vgs4(I5) of transistors 421 and 422, respectively, become equal, then the output voltage Vout becomes a voltage equal to the input signal voltage Vin on the basis of Equation (5)'. Further, even if the transistor characteristic fluctuates, a highly precise voltage output can be produced, irrespective of this fluctuation, by setting the element sizes and currents I4 and I5 of the transistors 421 and 422 in such a manner that

$V_{gs3}(I_4) - V_{gs4}(I_5)$

will not change.

More specifically, a voltage output that is independent of threshold-voltage fluctuation of the transistors can be produced by setting the element sizes of the transistors 421 and 422 and currents I_4 and I_5 so as to be equal, or by setting uniformizing the channel lengths of the transistors 421 and 422 and setting the currents I_4 , I_5 in accordance with the channel-width ratio. Further, if the current I_6 of constant-current source 423 is controlled so as to become equal to the current I_4 of constant-current source 424, the buffer circuits can be operated with ease even in case of a low current supplying capability for the external circuit that supplies the input signal voltage V_{in} . It should be noted that the buffer circuits can operate even in the absence of the constant-current source 423. In such case, however, it is required that the external circuit that supplies the input signals voltage V_{in} has a satisfactory current supply capability.

[0108] Further, with regard to operation of the second analog buffer circuit 14, by discharging the output terminal 2 to the voltage V_{SS} in the first half of one output period by controlling the switch 560, the transistor 422 can be made to perform a source-follower operation with respect to any input signal voltage V_{in} so that the output terminal 2 can be driven rapidly to the voltage represented by Equation (5)' above.

[0109] It should be noted that the current supplying capability by the source-follower operation of the transistor 422 declines as the gate-source voltage of the transistor 422 approaches the threshold voltage. Nevertheless, the capability to supply the current I_5 is maintained even at minimum. By adjusting current I_5 , therefore, the driving capability of the buffer circuits and the consumed current can be changed. As mentioned above, the buffer circuits possess a high driving capability despite a simple structure. By setting the element sizes of the transistors 421 and 422 and currents I_4 , and I_5 taking into account a fluctuation in transistor characteristics, a highly precise voltage output that is independent of this fluctuation can be realized.

[0110] Fig. 18 is a diagram illustrating an example of the structure of the first and second analog buffer circuits 13 and 14 according to the embodiment shown in Fig. 7. The structure and operation of these circuits are as described above with reference to Fig. 17 and need not be described again.

[0111] Fig. 19 is a diagram illustrating an example of the structure of the first and second analog buffer circuits 13 and 14 according to the embodiment shown in Fig. 1. In this arrangement, the first and second analog buffer circuits 13 and 14 are constituted by voltage followers using a differential amplifier circuit, and precharging means 15 for preliminarily discharging and charging the output terminal 2 is provided.

[0112] As shown in Fig. 19, the first analog buffer circuit 13 is composed of a differential stage and an output stage. The differential stage has a current mirror circuit comprising P-channel MOS transistors 311 and 322, a differential pair 313 and 314 comprising respective ones of N-channel MOS transistors of the same size, a constant-current circuit 315 and a switch 511. More specifically, the differential stage has N-channel MOS transistors 313 and 314, which constitute a differential pair, in which the sources thereof are tied together and connected to one end of the constant-current source 315 and the gates thereof are connected to input terminal 1 (V_{in}) and output terminal 2 (V_{out}), respectively; a P-channel MOS transistor 311 (which forms the transistor on the current-output side of the current mirror) having a source connected to the high-potential power supply V_{DD} , a gate connected to the gate of the P-channel MOS transistor 312 and a drain connected to the drain of the N-channel MOS transistor 313; a P-channel MOS transistor 312 (which forms the transistor on the current-input side of the current mirror) having a source connected to the high-potential power supply V_{DD} , and a gate and drain tied together and connected to the drain of the N-channel MOS transistor 314; and a switch 511 connected between the other end of the constant-current source 315 and the low-potential power supply V_{SS} . The N-channel MOS transistors 313 and 314 forming the differential pair are of the same size. The drain of the N-channel MOS transistor 313 serves as the output terminal.

[0113] The output stage includes a P-channel MOS transistor 316 having a drain connected to the output terminal 2, a gate to which the output voltage of the differential circuit (the drain voltage of the N-channel MOS transistor 313) is input, and a source connected to the high-potential power supply V_{DD} ; and a current source 317 and switch 512 connected between the output terminal 2 and the low-potential power supply V_{SS} . It should be noted that the P-channel MOS transistor 316 may be replaced by an N-channel MOS transistor having a booster circuit connected to the drain thereof. It should be noted that a phase compensating capacitor for stabilizing the output might be provided between the output terminal of the differential circuit and the output terminal 2.

[0114] Switches 511 and 512 have control terminals connected to control signals so as to be turned on and off. When these switches are off, current is cut off and operation of the circuit ceases. The switches may be placed at positions different from those shown in Fig. 19 so long as they can cut off the flow of current.

[0115] The second analog buffer circuit 14 is composed of a current-mirror circuit comprising N-channel MOS transistors 321 and 322, a differential pair 323 and 324 comprising P-channel MOS transistors of the same size, and a constant-current circuit 325. More specifically, the second analog buffer circuit 14 includes P-channel MOS transistors 323, 324,

which constitute a differential pair, in which the sources thereof are tied together and connected to one end of the constant-current source 325 and the gates thereof are connected to input terminal 1 (Vin) and output terminal 2 (Vout), respectively; an N-channel MOS transistor 321 (which forms the transistor on the current-output side of the current mirror) having a source connected to the low-potential power supply VSS, a gate connected to the gate of the N-channel MOS transistor 322 and a drain connected to the drain of the P-channel MOS transistor 323; an N-channel MOS transistor 322 (which forms the transistor on the current-input side of the current mirror) having a source connected to the low-potential power supply VSS, and a gate and drain tied together and connected to the drain of the P-channel MOS transistor 324; and a switch 521 connected between the other end of the constant-current source 315 and the high-potential power supply VDD. The P-channel MOS transistors 323 and 324 forming the differential pair are of the same size. The drain of the P-channel MOS transistor 323 serves as the output terminal.

[0116] The output stage includes an N-channel MOS transistor 326 having a drain connected to the output terminal 2, a gate to which the output voltage of the differential circuit (the drain voltage of the P-channel MOS transistor 323) is input, and a source connected to the low-potential power supply VSS; and a current source 327 and switch 522 connected between the output terminal 2 and the high-potential power supply VDD. It should be noted that the N-channel MOS transistor 326 may be replaced by a P-channel MOS transistor having a booster circuit connected to the drain thereof. It should be noted that a phase compensating capacitor for stabilizing the output might be provided between the output terminal of the differential circuit and the output terminal 2.

[0117] Switches 521 and 522 have control terminals connected to control signals so as to be turned on and off. When these switches are off, current is cut off and operation of the circuit ceases. The switches may be placed at positions different from those shown in Fig. 19 so long as they can cut off the flow of current.

[0118] The precharging means 15 pre-charges the output terminal 2 when low-potential data is output and preliminarily discharges the output terminal 2 when high-potential data output. Preferably, the precharging voltage and pre-discharging voltage of the precharging means 15 are set to the vicinity of the drive changeover voltage Vc provided within a voltage range in which both the first analog buffer circuit 13 and second analog buffer circuit 14 are capable of operating. If this is done, the first analog buffer circuit 13 will perform drive based upon the charging operation and the second analog buffer circuit 14 will perform drive based upon the discharging operation and both buffer circuits can operate at high speed.

[0119] Fig. 20 is a diagram showing an example in which the first and second analog buffer circuits 13 and 14 having the structure of Fig. 19 are applied in the arrangement of Fig. 7. The structure and operation of the first and second analog buffer circuits 13 and 14 are the same as described above with reference to Fig. 19 and need not be described again.

[0120] Fig. 21 is a diagram showing yet another example of the structure of the first and second analog buffer circuits 13 and 14 in the embodiment illustrated in Fig. 1.

[0121] As shown in Fig. 21, the first analog buffer circuit 13 is composed of a voltage-follower differential amplifier circuit 310 having a differential stage and an output stage, and source-follower discharging means 410. The second analog buffer circuit 14 is composed of a voltage-follower differential amplifier circuit 320 having a differential stage and an output stage, and source-follower charging means 420.

[0122] The voltage-follower differential amplifier circuit 310 of first analog buffer circuit 13 comprises a constant-current source 315, a switch 511, N-channel MOS transistors 313 and 314 constituting a differential pair, current-mirror circuits 311 and 312, and a P-channel MOS transistor 316 having a gate that receives the output voltage of the differential pair. The source of the P-channel MOS transistor 316 is connected to the high-potential power supply VDD and the drain thereof is connected to the output terminal 2. The gates of the N-channel MOS transistors 313 and 314 constituting the differential pair are connected to the input terminal 1 and output terminal 2, respectively. The differential circuit basically has a structure the same as that of the differential circuit in the buffer circuit of Fig. 19 (though the constant-current source 317 and switch 512 for the discharging operation are not provided).

[0123] The source-follower discharging means 410 includes a constant-current source 413 and switch 551 connected serially between the input terminal 1 and high-potential power supply VDD; a P-channel MOS transistor 411 having a source connected to the input terminal 1 and having a gate and drain that are tied together; a constant-current source 414 and switch 552 connected serially between the drain of the P-channel MOS transistor 411 and the low-potential power supply VSS; a constant-current source 415 and switch 554 connected serially between the output terminal 2 and the high-potential power supply VDD; and a P-channel MOS transistor 412 having a gate connected in common with the gate of the P-channel MOS transistor 411, and a drain connected to the low-potential power supply VSS via a switch 553.

[0124] The voltage-follower differential amplifier circuit 320 of second analog buffer circuit 14 comprises a constant-current source 325, a switch 521, P-channel MOS transistors 323 and 324 constituting a differential pair, current-mirror circuits 321 and 322, and an N-channel MOS transistor 326 having a gate that receives the output voltage of the differential pair. The source of the N-channel MOS transistor 326 is connected to the low-potential power supply VSS and the drain thereof is connected to the output terminal 2. The gates of the P-channel MOS transistors 323 and 324 constituting the differential pair are connected to the input terminal 1 and output terminal 2, respectively. The differential circuit basically

has a structure the same as that of the differential circuit in the buffer circuit of Fig. 19 (though the constant-current source 327 and switch 522 for the charging operation are not provided).

The source-follower charging means 420 includes a constant-current source 423 and switch 561 connected serially between the input terminal 1 and low-potential power supply VSS; an N-channel MOS transistor 421 having a source connected to the input terminal 1 and having a gate and drain that are tied together; a constant-current source 424 and switch 562 connected serially between the drain of the N-channel MOS transistor 421 and the high-potential power supply VDD; a constant-current source 425 and switch 564 connected serially between the output terminal 2 and the low-potential power supply VSS; and an N-channel MOS transistor 422 having a gate connected in common with the gate of the N-channel MOS transistor 421, and a drain connected to the high-potential power supply VDD via a switch 563.

[0125] By combining a source follower circuit having a function for stabilizing the output voltage with a voltage follower circuit (differential amplifier circuit) in this embodiment, phase compensating means (a phase compensating capacitor) can be dispensed with and high-speed operation becomes possible with little consumption of power.

[0126] The first analog buffer circuit 13 includes the voltage-follower differential amplifier circuit 310, which is capable of pulling up the output voltage Vout by producing a charging effect owing to the two inputs of the input signal voltage Vin and output voltage Vout, and the source-follower discharging means 410 which, through an operation independent of that of the differential amplifier 310, produces a discharging effect based upon the source-follower operation of the transistors in dependence upon the voltage difference between the input signal voltage Vin and output voltage Vout.

The differential amplifier circuit 310 has a differential stage that operates in accordance with the voltage difference between the two inputs of the input signal voltage Vin and output voltage Vout, and charging means (transistor 316) that produces a discharging effect in accordance with the output of the differential stage. The differential amplifier circuit 310 operates in accordance with the voltage difference between Vin and Vout. If the voltage output Vout is lower than the voltage Vin, the differential amplifier circuit 310 pulls the output voltage Vout up to the voltage Vin by a charging operation.

[0127] The differential amplifier circuit 310 is capable of operating at high speed because it does not have phase compensating means. In a feedback-type arrangement, however, there is a slight response delay until the change in the output voltage Vout is reflected in the charging operation. The delay is ascribable to parasitic capacitance, etc., of the circuit elements. As a consequence, there are instances where overshoot (excessive charging) occurs.

[0128] On the other hand, the source-follower discharging means 410 has a discharge capability conforming to the voltage difference between input signal voltage Vin and output voltage Vout. If the output voltage Vout is greater than the input signal voltage Vin, the source-follower discharging means 410 pulls the output voltage Vout down to the voltage Vin owing to the discharge effect produced by source-follower operation of the transistor 412.

[0129] When voltage difference between the input signal voltage Vin and output voltage Vout is large, the discharging capability of the source-follower discharging means 410 is high. As the voltage difference declines, so does the discharging capability of the discharging means. As a consequence, the change in the output voltage Vout due to the discharging operation becomes gentler as the output voltage Vout comes up to the voltage Vin. The source-follower discharging means 410 therefore causes the output voltage Vout to change rapidly to the voltage Vin and causes the voltage to stabilize at the voltage Vin.

[0130] In other words, if the output voltage Vout is lower than the input voltage Vin, the output voltage Vout is pulled up to the voltage Vin rapidly by the differential amplifier circuit 310. Even if overshoot (excessive charging) occurs at this time, the voltage is pulled down to the voltage Vin rapidly by the source-follower discharging means 410, as a result of which a stable output is obtained.

[0131] On the other hand, if the output voltage Vout is higher than the desired voltage, the output voltage Vout is pulled down to the voltage Vin by the source-follower discharging means 410 owing to the source-follower discharging operation that conforms to the voltage difference between Vin and Vout, without the differential amplifier circuit 310 operating. As a result, a stable output is obtained.

[0132] Further, the voltage-follower differential amplifier circuit 310 does not possess a phase compensating capacitor and, hence, there is only a slight response delay ascribable to parasitic capacitance, etc., of the circuit elements. Even if overshoot occurs, therefore, it is held to a sufficiently low level. This makes it easy to stabilize the output voltage. Furthermore, because the differential amplifier circuit 310 does not have a phase compensating capacitor, a current for charging/discharging the phase compensating capacitor is unnecessary. This makes it possible to suppress the consumption of current and to lower power consumption.

[0133] Thus, by combining the differential amplifier circuit 310 and the source-follower discharging means 410, the output voltage Vout can be stabilized rapidly at a voltage equal to the input signal voltage Vin in concurrence with high-speed charging when charging is performed.

[0134] The second analog buffer circuit 14 includes the voltage-follower differential amplifier circuit 320, which is capable of pulling down the output voltage Vout by producing a discharging effect owing to the two inputs of the input signal voltage Vin and output voltage Vout, and the source-follower charging means 420 which, through an operation independent of that of the differential amplifier 320, produces a charging effect based upon the source-follower operation of the transistors in dependence upon the voltage difference between the input signal voltage Vin and output voltage Vout.

[0135] The differential amplifier circuit 320 has a differential stage that operates in accordance with the voltage difference between the two inputs of the input signal voltage V_{in} and output voltage V_{out} , and discharging means (transistor 326) that produces a discharging effect in accordance with the output of the differential stage. The differential amplifier circuit 320 operates in accordance with the voltage difference between V_{in} and V_{out} . If the output voltage V_{out} is higher than the voltage V_{in} , the differential amplifier circuit 320 pulls the output voltage V_{out} down to the voltage V_{in} by a discharging operation.

[0136] The differential amplifier circuit 320 is capable of operating at high speed because it does not have phase compensating means. In a feedback-type arrangement, however, there is a slight response delay until the change in the output voltage V_{out} is reflected in the charging operation. The delay is ascribable to parasitic capacitance, etc., of the circuit elements. As a consequence, there are instances where undershoot (excessive discharging) occurs.

[0137] On the other hand, the source-follower charging means 420 has a charging capability conforming to the voltage difference between input signal voltage V_{in} and output voltage V_{out} . If the output voltage V_{out} is less than the input signal voltage V_{in} , the source-follower charging means 420 pulls the output voltage V_{out} up to the voltage V_{in} owing to the charging effect produced by source-follower operation of the transistor 422.

[0138] When voltage difference between the input signal voltage V_{in} and output voltage V_{out} is large, the charging capability of the source-follower charging means 420 is high. As the voltage difference declines, so does the charging capability of the charging means. As a consequence, the change in the output voltage V_{out} due to the charging operation becomes gentler as the voltage V_{in} is approached. The source-follower charging means 420 therefore causes the output voltage V_{out} to change rapidly to the voltage V_{in} and causes the voltage to stabilize at the voltage V_{in} .

[0139] In other words, if the output voltage V_{out} is higher than the input voltage V_{in} , the output voltage V_{out} is pulled down to the voltage V_{in} rapidly by the differential amplifier circuit 320. Even if undershoot (excessive discharging) occurs at this time, the voltage is pulled up to the voltage V_{in} rapidly by the source-follower charging means 420, as a result of which a stable output is obtained.

[0140] On the other hand, if the output voltage V_{out} is lower than the voltage V_{in} , the output voltage V_{out} is pulled up to the voltage V_{in} by the source-follower charging means 420 owing to the source-follower charging operation that conforms to the voltage difference between V_{in} and V_{out} , without the differential amplifier circuit 320 operating. As a result, a stable output is obtained.

[0141] Further, the voltage-follower differential amplifier circuit 320 does not possess a phase compensating capacitor and, hence, there is only a slight response delay ascribable to parasitic capacitance, etc., of the circuit elements. Even if undershoot occurs, therefore, it is held to a sufficiently low level. This makes it easy to stabilize the output voltage. Furthermore, because the differential amplifier circuit 320 does not have a phase compensating capacitor, a current for charging/discharging the phase compensating capacitor is unnecessary. This makes it possible to suppress the consumption of current and to lower power consumption.

[0142] Thus, by combining the differential amplifier circuit 320 and the source-follower charging means 420, the output voltage V_{out} can be stabilized rapidly at a voltage equal to the input signal voltage V_{in} in concurrence with high-speed discharging when discharging is performed.

Further, the driver circuit shown in Fig. 21 may be provided with precharging means for precharging the output terminal 2 when low-potential data is output and preliminarily discharging the output terminal 2 when high-potential data output. Preferably, the precharging voltage and pre-discharging voltage of the precharging means are set to the vicinity of the drive changeover voltage V_c provided within a voltage range in which both the first analog buffer circuit 13 and second analog buffer circuit 14 are capable of operating. If this is done, the first analog buffer circuit 13 will perform drive based upon the charging operation and the second analog buffer circuit 14 will perform drive based upon the discharging operation and both buffer circuits can operate at high speed.

[0143] Fig. 22 is a diagram showing an example in which the first and second analog buffer circuits 13, 14 having the structure of Fig. 21 are applied in the embodiment of Fig. 7.

[0144] Fig. 23A is a diagram schematically illustrating the structure of the reference voltage generating means 11 in the embodiment of Fig. 7. A switch 120 and potential-dividing resistors R_1 and R_2 are connected between V_{DD} and V_{SS} so that a potential-divided value V_{in2} is output. The voltage (reference voltage) V_{in2} is made a voltage within a drive changeover range corresponding to overlap between the operating ranges of the first and second analog buffer circuits 13, and 14, as shown in Fig. 23B. The resistors R_1 and R_2 may of course be constructed using active elements such as transistors or diodes.

[0145] It goes without saying that the circuits of the above-described embodiments may be combined to realize the circuit arrangements of the analog buffer circuits 13 and 14 described above with reference to the drawings.

[0146] Though the present invention has been described in accordance with the foregoing embodiments, the invention is not limited to these embodiments and it goes without saying that the invention covers various modifications and changes that would be obvious to those skilled in the art within the scope of the claims.

[0147] The meritorious effects of the present invention are summarized as follows.

Thus, in accordance with the driver circuit according to the present invention, changeover between first and second

buffer circuits can be performed in a voltage range within which both buffer circuits can operate, irrespective of the type of modulation when display element characteristics are modulated. The occurrence of phenomena such as tone jump can be avoided in a case where a driver circuit is used for driving the data lines in an active-matrix display device.

5

Claims

1. A data line driver circuit for use in an active-matrix liquid crystal display, said data line driver comprising:

10 first and second buffer circuits (13 and 14) having respective ones of input terminals connected in common to one input terminal (1) provided for receiving an input signal voltage corresponding to an entered video digital data and respective ones of output terminals connected in common to an output terminal (2), wherein said first buffer circuit has an operating range extending to a voltage of a high-potential power supply (VDD) and being narrower than a voltage range between the high-potential power supply (VDD) and a low-potential power supply (VSS) and said second buffer circuit has an operating range extending to a voltage of a low-potential power supply (VSS) and being narrower than a voltage range between the high-potential power supply (VDD) and the low-potential power supply (VSS); and
 15 means for controlling switching of said first buffer circuit and said second buffer circuit between activation and deactivation thereof, to be at least one in deactivation, within a voltage range in which both of said buffer circuits are capable of operating, based upon a control signal;

characterized by

first and second storage units (3a, 3b) storing a plurality of reference digital data of first and second polarities, said reference digital data adapted for selecting changeover between operation of said first buffer circuit and operation of said second buffer circuit in conformity with a modulation of a liquid crystal gamma characteristic;
 25 a selector (4) configured to select reference digital data corresponding to the modulation from a plurality of the reference digital data based upon received modulation information that specifies modulation and a polarity signal that specifies polarity; and
 a comparator (5) for comparing said video digital data and the reference digital data output from said selector (4); wherein said means for controlling switching is configured to control switching based upon an output signal of said comparator, which indicates the result of the comparison, and the control signal,
 30 wherein said first buffer circuit (13) is configured to be activated and said second buffer circuit (14) is configured to be deactivated if, when the control signal takes on a value specifying activation, the output signal of said comparator (5) takes on a value indicating that said video digital data is equal to or greater than the reference digital data;
 35 said second buffer circuit (14) is configured to be activated and said first buffer circuit (13) is configured to be deactivated if, when the control signal takes on a value specifying activation, the output signal of said comparator (5) takes on a value indicating that said video digital data is less than the reference digital data, and
 wherein said first and second buffers (13, 14) are configured to be deactivated when the control signal takes on a value specifying deactivation.

40 2. The data line driver circuit according to claim 1, wherein the reference digital data corresponds to a digital data corresponding to a voltage within the voltage range in which both of said first and second buffer circuits (13, 14) are capable of operating.

45 3. The data line driver circuit according to claim 1, wherein said first storage unit (3a) stores a plurality of the first polarity reference digital data defined in accordance with the modulations;
 said second storage unit (3b) stores a plurality of the second polarity reference digital data defined in accordance with the modulations; and
 said selector (4) selects one of said first and second storage units, on the basis of the polarity signal, and selectively
 50 outputs the reference digital data corresponding to the modulation based upon entered modulation information.

4. The data line driver circuit according to claim 1, wherein the polarity signal is a logic value indicating polarity, in inversion drive of a common potential (Vcom) of opposing electrodes in the liquid crystal display device.

55 5. The data line driver circuit according to claim 1, wherein at least one of said first storage unit (3a), said second storage unit (3b) and said selector (4) is provided externally of the rest of said data line driver circuit and is connected electrically thereto.

6. The data line driver circuit according to claim 1, further comprising:

grayscale-level voltage generating means (200), which has a plurality of resistors connected serially between first and second reference voltages, for generating grayscale-level voltages, which conform to polarity, from taps thereof; and
 a decoder circuit (300), which receives a video digital data signal, for selectively outputting a corresponding voltage from output voltages of said grayscale-level voltage generating means;
 wherein said input terminal (1) receives the output of said decoder circuit as an input signal voltage.

7. The data line driver circuit according to any one of claims 1-6, wherein said first buffer circuit (13) includes:

a source-follower first transistor (412) connected between the low-potential power supply (VSS) and the output terminal (2);
 first gate bias control means, which receives the input signal voltage, for supplying said source-follower first transistor (412) with a first gate bias voltage; and
 means (550) for precharging the output terminal (2); and
 said second buffer circuit (14) includes:

a source-follower second transistor (422) connected between the high-potential power supply (VDD) and the output terminal (2);
 second gate bias control means, which receives the input signal voltage, for supplying said source-follower second transistor (422) with a second gate bias voltage; and
 means (560) for pre-discharging the output terminal (2).

8. The data line driver circuit according to any one of claims 1-6, wherein said first buffer circuit (13) includes:

a first current source (413) and a first switch (551) connected serially between the input terminal (1) and the high-potential power supply (VDD);
 a first MOS transistor (411) of a first conductivity type having a source connected to the input terminal (1) and a gate and drain connected to each other;
 a second current source (414) and a second switch (552) connected serially between the drain of said first MOS transistor (411) and the low-potential power supply (VSS);
 a third current source (415) and a third switch (554) connected serially between the output terminal (2) and the high-potential power supply (VDD); and
 a second MOS transistor (412) of the first conductivity type having a source connected to the output terminal (2), a gate connected in common with the gate of said first MOS transistor (411), and a drain connected to the low-potential power supply (VSS) via a fourth switch (553);
 a fifth switch (550) for controlling charging of the output terminal (2), said fifth switch being provided between the output terminal (2) and the high-potential power supply (VDD); and
 said second buffer circuit (14) includes:

a fourth current source (423) and a sixth switch (561) connected serially between the input terminal (1) and the low-potential power supply (VSS);
 a third MOS transistor (421) of a second conductivity type having a source connected to the input terminal (1) and a gate and drain connected to each other;
 a fifth current source (424) and a seventh switch (562) connected serially between the drain of said third MOS transistor (421) and the high-potential power supply (VDD);
 a sixth current source (425) and an eighth switch (564) connected serially between the output terminal (2) and the low-potential power supply (VSS); and
 a fourth MOS transistor (422) of the second conductivity type having a source connected to the output terminal (2), a gate connected in common with the gate of said third MOS transistor (421), and a drain connected to the high-potential power supply (VDD) via a ninth switch (563);
 a tenth switch (560) for controlling discharging of the output terminal (2), said tenth switch being provided between the output terminal and the low-potential power supply (VSS).

9. The data line driver circuit according to any one of claims 1-6, wherein said first buffer circuit (13) is composed by a first voltage follower circuit comprising a differential amplifier circuit which has a differential pair comprising a pair of MOS transistors (313 and 314) of a second conductivity type, said differential amplifier circuit having a non-

inverting input terminal to which the input terminal (1) is connected and an inverting input terminal to which the output terminal (2) is connected; and
 said second buffer circuit (14) is composed by a second voltage follower circuit comprising a differential amplifier circuit which has a differential pair comprising a pair of MOS transistors (323 and 324) of a first conductivity type,
 5 said differential amplifier circuit having a non-inverting input terminal to which the input terminal (1) is connected and an inverting input terminal to which the output terminal (2) is connected.

10. The data line driver circuit according to any one of claims 1-6, wherein said first buffer circuit (13) comprises:

10 a first differential stage having:

a first differential pair comprising first and second MOS transistors (313 and 314) of a second conductivity type;
 a first load circuit (311 and 312) connected between an output pair of said differential pair and the high-potential power supply (VDD);
 15 a first current source (315) for driving said first differential pair; and
 a first switch (511) for controlling the opening and closing of a current path between said first current source and the low-potential power supply;

20 a third MOS transistor (316), to which one output of said first differential pair is input, having an output connected to the output terminal (2); and
 a second current source (317) and a second switch (512) connected between the output terminal (2) and the low-potential power supply (VSS);
 the input terminal (1) and the output terminal (2) being connected to gates of respective ones of the first and
 25 second MOS transistors (313 and 314) of said first differential pair; and
 said second buffer circuit (14) comprises:

a second differential stage having:

30 a second differential pair comprising fourth and fifth MOS transistors (323 and 324) of a first conductivity type;
 a second load circuit (321 and 322) connected between an output pair of said differential pair and the low-potential power supply (VSS);
 a third current source (325) for driving said second differential pair; and
 35 a third switch (521) for controlling the opening and closing of a current path between said third current source (325) and the high-potential power supply (VDD);

a sixth MOS transistor (326), to which one output of said second differential pair is input, having an output connected to the output terminal (2); and
 40 a fourth current source (327) and a fourth switch (522) connected between the output terminal (2) and the high-potential power supply (VDD);
 the input terminal (1) and the output terminal (2) being connected to gates of respective ones of the fourth and fifth MOS transistors of said second differential pair.

45 11. The data line driver circuit according to any one of claims 1-6, wherein said first buffer circuit (13) comprises:

a first voltage follower circuit comprising a differential amplifier circuit which has a differential pair comprising a pair of MOS transistors (313 and 314) of a second conductivity type, said differential amplifier circuit having a non-inverting input terminal to which the input terminal (1) is connected and an inverting input terminal to
 50 which the output terminal (2) is connected;
 a source-follower first transistor (412) connected to the low-potential power supply (VSS) and the output terminal (2); and
 first gate-bias control means, to which the input signal voltage is input, for supplying said source-follower first transistor (412) with a gate bias voltage; and
 55 said second buffer circuit (14) comprises:

a second voltage follower circuit comprising a differential amplifier circuit which has a differential pair comprising a pair of MOS transistors (323 and 324) of a first conductivity type, said differential amplifier circuit

having a non-inverting input terminal to which the input terminal (1) is connected and an inverting input terminal to which the output terminal (2) is connected;
 a source-follower second transistor (422) connected to the high-potential power supply (VDD) and the output terminal (2); and
 second gate-bias control means, to which the input signal voltage is input, for supplying said source-follower transistor (422) with a gate bias voltage.

12. The data line driver circuit according to any one of claims 9, 11, wherein there is provided means for precharging and pre-discharging the output terminal (2).

13. The data line driver circuit according to any one of claims 1-6, wherein said first buffer circuit (13) comprises:

a first differential stage having:

a first differential pair comprising first and second MOS transistors (313 and 314) of a second conductivity type;
 an active load circuit (311 and 312) connected between an output pair of said differential pair and the high-potential power supply (VDD);
 a first current source (315) for driving said differential pair; and
 a first switch (511) for controlling the opening and closing of a current path between said first current source (315) and the low-potential power supply (VSS);

a third MOS transistor (316), to which one output of said first differential pair is input, having an output connected to the output terminal (2); the input terminal (1) and the output terminal (2) being connected to gates of respective ones of said first and second MOS transistors (313 and 314);
 a second current source (413) and a second switch (551) connected serially between the input terminal (1) and the high-potential power supply (VDD);
 a fourth MOS transistor (411) of a first conductivity type having a source connected to the input terminal (1) and a gate and drain connected to each other;
 a third current source (414) and a third switch (552) connected serially between the drain of said fourth MOS transistor (411) and the low-potential power supply (VSS);
 a fourth current source (415) and a fourth switch (554) connected serially between the output terminal (2) and the high-potential power supply (VDD); and
 a fifth MOS transistor (412) of a first conductivity type having a source connected to the output terminal (2), a gate connected in common with the gate of said fourth MOS transistor (411), and a drain connected to the low-potential power supply (VSS) via a fifth switch (553); and
 said second buffer circuit (14) comprises:

a second differential stage having:

a second differential pair comprising sixth and seventh MOS transistors (323 and 324) of the first conductivity type;
 an active load circuit (321 and 322) connected between an output pair of said differential pair and the low-potential power supply (VSS);
 a fifth current source (325) for driving said second differential pair; and
 a sixth switch (521) for controlling the opening and closing of a current path between said fifth current source (325) and the high-potential power supply (VDD);

an eighth MOS transistor (326), to which one output of said second differential pair is input, having an output connected to the output terminal (2); the input terminal (1) and the output terminal (2) being connected to gates of respective ones of said sixth and seventh MOS transistors (323 and 324);
 a sixth current source (423) and a seventh switch (561) connected serially between the input terminal (1) and the low-potential power supply (VSS);
 a ninth MOS transistor (421) of a second conductivity type having a source connected to the input terminal (1) and a gate and drain connected to each other;
 a seventh current source (424) and an eighth switch (562) connected serially between the drain of said ninth MOS transistor (421) and the high-potential power supply (VDD);
 an eighth current source (425) and a ninth switch (564) connected serially between the output terminal (2)

and the low-potential power supply (VSS); and
 a tenth MOS transistor (422) of a first conductivity type having a source connected to the output terminal (2), a gate connected in common with the gate of said ninth MOS transistor (421), and a drain connected to the high-potential power supply via a tenth switch (563).

14. A liquid crystal display device, wherein the data line driver circuit set forth in any one of claims 1 to 13 is used to drive a data line or lines.

Patentansprüche

1. Datenleitungstreiberschaltung zur Verwendung in einem Aktivmatrixflüssigkeitsdisplay, umfasst:

eine erste und eine zweite Pufferschaltung (13 und 14), die jeweils Eingangsanschlüsse aufweisen, welche gemeinsam an einen Eingangsanschluss (1) angeschlossen sind, zum Empfang eines Eingangsspannungssignals, welches einer eingegebenen digitalen Videoinformation entspricht, und jeweils Ausgangsanschlüsse aufweisen, die gemeinsam an ein Ausgangsanschluss (2) angeschlossen sind, wobei die erste Pufferschaltung einen Arbeitsbereich aufweist, der bis zur Spannung einer Hochpotentialspannungsversorgung (VDD) reicht und schmaler ist als ein Spannungsbereich zwischen der Hochpotentialspannungsversorgung (VDD) und einer Niedrigpotentialspannungsversorgung (VSS), und die zweite Pufferschaltung einen Arbeitsbereich aufweist, der bis zu einer Spannung einer Niedrigpotentialspannungsversorgung (VSS) reicht und schmaler ist als ein Spannungsbereich zwischen der Hochpotentialspannungsversorgung (VDD) und der Niedrigpotentialspannungsversorgung (VSS); und

Mittel, um das Schalten der ersten Pufferschaltung und der zweiten Pufferschaltung zwischen deren Aktivierung und deren Deaktivierung zu steuern, wobei zumindest eine in einem Spannungsbereich deaktiviert ist, in welchem beide Pufferschaltungen betriebsfähig sind, basierend auf einem Steuersignal;

gekennzeichnet durch

eine erste und eine zweite Speichereinheit (3a, 3b), welche eine Anzahl an digitalen Referenzinformationen mit einer ersten und einer zweiten Polarität speichern, wobei die digitalen Referenzinformationen geeignet sind, einen Übergang zwischen dem Betrieb der ersten Pufferschaltung und dem Betrieb der zweiten Pufferschaltung in Übereinstimmung mit der Modulation einer Flüssigkristall-Gamma-Charakteristik zu wählen;

eine Auswahlvorrichtung (4), die konfiguriert ist, digitale Referenzdaten auszuwählen, entsprechend der Modulation aus einer Anzahl der digitalen Referenzinformationen basierend auf der empfangenen Modulationsinformation, welche die Modulation spezifiziert, und eines Polaritätssignals, das die Polarität spezifiziert; und

eine Vergleichseinrichtung (5), um die digitale Videoinformation und die digitale Referenzinformationsausgabe der Auswahlvorrichtung (4) zu vergleichen;

wobei die Mittel zum Steuern des Schaltens konfiguriert sind, das Schalten auf Basis eines Ausgangssignal der Vergleichseinrichtung, das das Ergebnis des Vergleichs angibt, und des Steuersignals zu steuern,

wobei die erste Pufferschaltung (13) konfiguriert ist, aktiviert zu werden, und die zweite Pufferschaltung (14) konfiguriert ist, deaktiviert zu werden, falls das Steuersignal einen Wert annimmt, der Aktivierung bestimmt, wobei das Ausgangssignal der Vergleichseinrichtung (5) einen Wert annimmt, der angibt, dass die digitale Videoinformation gleich oder größer als die digitale Referenzinformation ist;

wobei die zweite Pufferschaltung konfiguriert ist, aktiviert zu werden, und die erste Pufferschaltung (13) konfiguriert ist, deaktiviert zu werden, falls das Steuersignal einen Wert annimmt, der Aktivierung bestimmt, wobei das Ausgangssignal der Vergleichseinrichtung (5) einen Wert annimmt, der angibt, dass die digitale Videoinformation kleiner als die digitale Referenzinformation ist, und

wobei der erste und der zweite Puffer (13, 14) konfiguriert sind, deaktiviert zu werden, wenn das Steuersignal einen Wert annimmt, der Deaktivierung angibt.

2. Datenleitungstreiberschaltung gemäß Anspruch 1, wobei die digitale Referenzinformation einer digitalen Information entspricht, welche einer Spannung innerhalb des Spannungsbereichs entspricht, in welchem beide der ersten und zweiten Pufferschaltungen (13, 14) betriebsfähig sind.

3. Datenleitungstreiberschaltung gemäß Anspruch 1, wobei auf der ersten Speichereinheit (3a) eine Vielzahl der digitalen Referenzinformation erster Polarität, welche in Übereinstimmung mit den Modulationen definiert sind, gespeichert sind;

auf der zweiten Speichereinheit (3b) eine Vielzahl der digitalen Referenzinformationen zweiter Polarität, welche in Übereinstimmung mit den Modulationen definiert sind, gespeichert sind; und

die Auswahlvorrichtung (4) eine der ersten und zweiten Speichereinheiten auf Basis des Polaritätssignals wählt und selektiv die digitale Referenzinformation entsprechend der Modulation basierend auf der eingegebenen Modulationsinformation ausgibt.

4. Datenleitungstreiberschaltung gemäß Anspruch 1, wobei das Polaritätssignal ein logischer Wert ist, welcher die Polarität angibt, in Umkehrung eines gemeinsamen Potentials (Vcom) entgegengesetzter Elektroden in der Flüssigkristalldisplayvorrichtung.

5. Datenleitungstreiberschaltung gemäß Anspruch 1, wobei zumindest ein Element aus der Gruppe umfassend die erste Speichereinheit (3a), die zweite Speichereinheit (3b) und die Auswahlvorrichtung (4), außerhalb des Rests der Datenleitungstreiberschaltung vorgesehen ist und elektrisch damit verbunden ist.

6. Datenleitungstreiberschaltung gemäß Anspruch 1, weiterhin umfassend:

ein Graustufen-Spannungen erzeugendes Element (200), welches eine Vielzahl von in Reihe verbundenen Widerständen zwischen ersten und zweiten Referenzspannungen aufweist, um von Abgriffen davon Graustufen-Spannungen zu erzeugen, welche der Polarität entsprechen;
eine Dekoderschaltung (300), welche ein digitales Videoinformationssignal empfängt, um selektiv eine zugehörige Spannung aus den Ausgangsspannungen des Graustufen-Spannung erzeugenden Elements auszugeben;
wobei der Eingangsanschluss (1) die Ausgabe der Dekoderschaltung als Eingangsspannungssignal empfängt.

7. Datenleitungstreiberschaltung gemäß einem der Ansprüche 1 bis 6, wobei die erste Pufferschaltung (13) umfasst:

einen ersten Sourcefolger-Transistor (412) der zwischen der Niedrigpotentialspannungsversorgung (VSS) und dem Ausgangsanschluss (2) angeordnet ist;
eine erste Steuervorrichtung für eine Gate-Vorspannung, welche die Eingangssignalspannung empfängt, um den ersten Sourcefolger-Transistor (412) mit einer ersten Gate-Vorspannung zu versorgen; und
eine Vorrichtung (550), um den Ausgangsanschluss (2) vorzuladen; und
wobei die zweite Pufferschaltung (14) umfasst:

einen zweiten Sourcefolger-Transistor (422), der zwischen der Hochpotentialspannungsversorgung (VDD) und dem Ausgangsanschluss (2) angeordnet ist;
eine zweite Steuervorrichtung für eine Gate-Vorspannung, welche die Eingangssignalspannung empfängt, um den zweiten Sourcefolger-Transistor (422) mit einer zweiten Gate-Vorspannung zu versorgen; und
eine Vorrichtung (560), um den Ausgangsanschluss (2) vorzuentladen.

8. Datenleitungstreiberschaltung gemäß einem der Ansprüche 1 bis 6, wobei die erste Pufferschaltung (13) umfasst:

eine erste Stromquelle (413) und einen ersten Schalter (551), welche in Reihe zwischen dem Eingangsanschluss (1) und der Hochpotentialspannungsversorgung (VDD) geschaltet sind;
einen ersten MOS-Transistor (411) erster Leitfähigkeit mit einem Sourceanschluss, der mit dem Eingangsanschluss (1) verbunden ist, und einem Gatesowie einem Drainanschluss, welche miteinander verbunden sind;
eine zweite Stromquelle (414) und einen zweiten Schalter (552), welche in Reihe zwischen dem Drainanschluss des ersten MOS-Transistors (411) und der Niedrigpotentialspannungsversorgung (VSS) geschaltet sind;
eine dritte Stromquelle (415) und einen dritten Schalter (554), welche zwischen dem Ausgangsanschluss (2) und der Hochpotentialspannungsversorgung (VDD) in Reihe geschaltet sind; und
einen zweiten MOS-Transistor (412) erster Leitfähigkeit mit einem Sourceanschluss, welcher mit dem Ausgangsanschluss (2) verbunden ist, einem Gateanschluss, welcher gemeinsam mit dem Gateanschluss des ersten MOS-Transistors (411) verbunden ist, und einen Drainanschluss, welcher mit der Niedrigpotentialspannungsversorgung (VSS) über einen vierten Schalter (553) verbunden ist;
einen fünften Schalter (550), um das Laden des Ausgangsanschlusses (2) zu steuern, wobei der fünfte Schalter zwischen dem Ausgangsanschluss (2) und der Hochpotentialspannungsversorgung (VDD) angebracht ist; und
wobei die zweite Pufferschaltung (14) umfasst:

einen vierte Stromquelle (423) und einen sechsten Schalter (561), welche zwischen dem Eingangsanschluss (1) und der Niedrigpotentialspannungsversorgung (VSS) in Reihe geschaltet sind;
einen dritten MOS-Transistor (421) zweiter Leitfähigkeit mit einem Sourceanschluss, welcher mit dem

Eingangsanschluss (1) verbunden ist, und einem Gateanschluss sowie einem Drainanschluss, welche miteinander verbunden sind;

eine fünfte Stromquelle (424) und einen siebten Schalter (562), welche zwischen dem Drainanschluss des dritten MOS-Transistors (421) und der Hochpotentialspannungsversorgung (VDD) in Reihe geschaltet sind;

eine sechste Stromquelle (425) und einen achten Schalter (564), welche zwischen dem Ausgangsanschluss (2) und der Niedrigpotentialspannungsversorgung (VSS) in Reihe geschaltet sind; und

einen vierten MOS-Transistor (422) zweiter Leitfähigkeit mit einem Sourceanschluss, welcher mit dem Ausgangsanschluss (2) verbunden ist, einem Gateanschluss, welcher gemeinsam mit dem Gateanschluss des dritten MOS-Transistor (421) verbunden ist, und einem Drainanschluss, welcher mit der Hochpotentialspannungsversorgung (VDD) über einen neunten Schalter (563) verbunden ist;

einen zehnten Schalter (560), um das Entladen des Ausgangsanschlusses (2) zu steuern, wobei der zehnte Schalter zwischen dem Ausgangsanschluss und der Niedrigpotentialspannungsversorgung (VSS) angeordnet ist.

9. Datenleitungstreiberschaltung gemäß einem der Ansprüche 1 bis 6, wobei die erste Pufferschaltung (13) durch eine erste Spannungsfolgerschaltung gebildet ist, welche eine differenzielle Verstärkerschaltung mit einem differenziellen Paar umfasst, mit einem Paar MOS-Transistoren (313 und 314) zweiter Leitfähigkeit, wobei die differenzielle Verstärkerschaltung einen nicht-invertierenden Eingangsanschluss aufweist, welcher mit dem Eingangsanschluss (1) verbunden ist, und einen invertierenden Eingangsanschluss, welcher mit dem Ausgangsanschluss (2) verbunden ist und
- die zweite Pufferschaltung (14) durch eine zweite Spannungsfolgerschaltung gebildet ist, welche eine differenzielle Verstärkerschaltung mit einem differenziellen Paar umfasst, mit einem Paar MOS-Transistoren (323 und 324) erster Leitfähigkeit, wobei die differenzielle Verstärkerschaltung einen nicht-invertierenden Eingangsanschluss aufweist, welcher mit dem Eingangsanschluss (1) verbunden ist, und einen invertierenden Eingangsanschluss, welcher mit dem Ausgangsanschluss (2) verbunden ist.

10. Datenleitungstreiberschaltung gemäß einem der Ansprüche 1 bis 6, wobei die erste Pufferschaltung (13) umfasst:

eine erste differenzielle Stufe, umfassend:

ein erstes differenzielles Paar mit ersten und zweiten MOS-Transistoren (313 und 314) zweiter Leitfähigkeit; eine erste Ladungsschaltung (311 und 312), welche zwischen einem Ausgangspaar des differenziellen Paares und der Hochpotentialspannungsversorgung (VDD) geschaltet ist;

eine erste Stromquelle (315), um das erste differenzielle Paar anzusteuern; und

einen ersten Schalter (511), um das Öffnen und Schließen eines Strompfades zwischen der ersten Stromquelle und der Niedrigpotentialspannungsversorgung zu steuern;

einen dritten MOS-Transistor (316), für den ein Ausgang des ersten differenziellen Paares ein Eingang ist, der einen Ausgang aufweist, welcher mit dem Ausgangsanschluss (2) verbunden ist; und

eine zweite Stromquelle (317) und einen zweiten Schalter (512), welche zwischen dem Ausgangsanschluss (2) und der Niedrigpotentialspannungsversorgung (VSS) angebracht sind;

wobei der Eingangsanschluss (1) und der Ausgangsanschluss (2) mit dem jeweiligen Gateanschluss der ersten und zweiten MOS-Transistoren (313 und 314) des ersten differenziellen Paares verbunden sind; und

wobei die zweite Pufferschaltung (14) umfasst:

einen zweite differenzielle Stufe, umfassend:

ein zweites differenzielles Paar mit vierten und fünften MOS-Transistoren (323 und 324) erster Leitfähigkeit;

eine zweite Ladeschaltung (321 und 322), welche zwischen einem Ausgangspaar des differenziellen Paares und der Niedrigpotentialspannungsversorgung (VSS) angeschlossen ist;

eine dritte Stromquelle (325), um das zweite differenzielle Paar anzusteuern; und

einen dritten Schalter (521), um das Öffnen und Schließen eines Strompfades zwischen der dritten Stromquelle (325) und der Hochpotentialspannungsversorgung (VDD) zu steuern;

einen sechsten MOS-Transistor (326), für den ein Ausgang des zweiten differenziellen Paares ein Eingang ist, welcher einen Ausgang aufweist, welcher mit dem Ausgangsanschluss (2) verbunden ist; und

eine vierte Stromquelle (327) und einen vierten Schalter (522), welche zwischen dem Ausgangsanschluss

(2) und der Hochpotentialspannungsversorgung (VDD) angeordnet sind;
wobei der Eingangsanschluss (1) und der Ausgangsanschluss (2) mit den entsprechenden Gateanschlüssen der vierten und fünften MOS-Transistoren des zweiten differenziellen Paares verbunden sind.

11. Datenleitungstreiberschaltung gemäß einem der Ansprüche 1 bis 6, wobei die erste Pufferschaltung (13) umfasst:

eine erste Spannungsfolgerschaltung, umfassend eine differenzielle Verstärkerschaltung, welche ein differenzielles Paar aufweist, umfassend ein Paar MOS-Transistoren (313 und 314) zweiter Leitfähigkeit, wobei die differenzielle Verstärkerschaltung einen nicht-invertierenden Eingangsanschluss aufweist, welcher mit dem Eingangsanschluss (1) verbunden ist, und einen invertierenden Eingangsanschluss, welcher mit dem Ausgangsanschluss (2) verbunden ist;
einen ersten Sourcefolger-Transistor (412), welcher mit der Niedrigpotentialspannungsversorgung (VSS) und dem Ausgangsanschluss (2) verbunden ist; und
eine erste Steuervorrichtung für eine Gate-Vorspannung, welche die Eingangssignalspannung als Eingabe erhält, um den ersten Sourcefolger-Transistor (412) mit einer Gate-Vorspannung zu versorgen; und
wobei die zweite Pufferschaltung (14) umfasst:

eine zweite Spannungsfolgerschaltung, umfassend eine differenzielle Verstärkerschaltung, welche ein differenzielles Paar aufweist, umfassend ein Paar MOS-Transistoren (323 und 324) erster Leitfähigkeit, wobei die differenzielle Verstärkerschaltung einen nicht-invertierenden Eingangsanschluss aufweist, welcher mit dem Eingangsanschluss (1) verbunden ist, und einen invertierenden Eingangsanschluss aufweist, welcher mit dem Ausgangsanschluss (2) verbunden ist;
einen zweiten Sourcefolger-Transistor (422), welcher mit der Hochpotentialspannungsversorgung (VDD) und dem Ausgangsanschluss (2) verbunden ist; und

eine erste Steuervorrichtung für die Gate-Vorspannung, welche die Eingangssignalspannung als Eingabe erhält, um den Sourcefolger-Transistor (422) mit einer Gate-Vorspannung zu versorgen.

12. Datenleitungstreiberschaltung gemäß einem der Ansprüche 9, 11, wobei Vorrichtungen für das Vorladen und das Vorentladen des Ausgangsanschlusses (2) vorgesehen sind.

13. Die Datenleitungstreiberschaltung gemäß einem der Ansprüche 1 bis 6, wobei die erste Pufferschaltung (13) umfasst:

eine erste differenzielle Stufe, umfassend:

ein erstes differenzielles Paar, umfassend erste und zweite MOS-Transistoren (313 und 314) zweiter Leitfähigkeit;
eine aktive Ladeschaltung (311 und 312), welche zwischen einem Ausgangspaar des differenziellen Paares und der Hochpotentialspannungsversorgung (VDD) geschaltet ist;
eine erste Stromquelle (315), um das differenzielle Paar anzusteuern; und
einen ersten Schalter (511), um das Öffnen und Schließen eines Strompfades zwischen der ersten Stromquelle (315) und der Niedrigpotentialspannungsversorgung (VSS) zu steuern;

einen dritten MOS-Transistor (316), für den eine Ausgabe des ersten differenziellen Paares ein Eingang ist, der einen Ausgang aufweist, welcher mit dem Ausgangsanschluss (2) verbunden ist; wobei der Eingangsanschluss (1) und der Ausgangsanschluss (2) mit den jeweiligen Gateanschlüssen der ersten und zweiten MOS-Transistoren (313 und 314) verbunden sind;

eine zweite Stromquelle (413) und einen zweiten Schalter (551), welche in Reihe zwischen dem Eingangsanschluss (1) und der Hochpotentialspannungsversorgung (VDD) geschaltet sind;

einen vierten MOS-Transistor (411) erster Leitfähigkeit mit einem Sourceanschluss, welcher mit dem Eingangsanschluss (1) verbunden ist, und einem Gateanschluss sowie einem Drainanschluss, welche miteinander verbunden sind;

eine dritte Stromquelle (414) und einen dritten Schalter (552), welche in Reihe zwischen dem Drainanschluss des vierten MOS-Transistor (411) und der Niedrigpotentialspannungsversorgung (VSS) angeschlossen sind;

eine vierte Stromquelle (415) und ein vierter Schalter (554), welche in Reihe zwischen dem Ausgangsanschluss (2) und der Hochpotentialspannungsversorgung (VDD) angeschlossen sind; und

einen fünften MOS-Transistor (412) erster Leitfähigkeit mit einem Sourceanschluss, welcher mit dem Ausgangsanschluss (2) verbunden ist, einem Gateanschluss, welcher gemeinsam mit dem Gateanschluss des vierten

MOS-Transistors (411) verbunden ist, und einem Drainanschluss, welcher mit der Niedrigpotentialspannungsversorgung (VSS) über einen fünften Schalter (553) verbunden ist; und wobei die zweite Pufferschaltung (14) umfasst:

- 5 eine zweite differenzielle Stufe, umfassend:
- ein zweites differenzelles Paar, umfassend sechste und siebte MOS-Transistoren (323 und 324) erster Leitfähigkeit;
 - 10 eine aktive Ladeschaltung (321 und 322), welche zwischen einem Ausgangspaar des differenzellen Paares und der Niedrigpotentialspannungsversorgung (VSS) geschaltet ist;
 - eine fünfte Stromquelle (325), um das zweite differenzielle Paar anzusteuern; und
 - einen sechsten Schalter (521), um das Öffnen und Schließen eines Strompfades zwischen der fünften Stromquelle (325) und der Hochpotentialspannungsversorgung (VDD) zu steuern;
 - 15 einen achten MOS-Transistor (326), für den eine Ausgabe des zweiten differenziellen Paares ein Eingang ist, der einen Ausgang aufweist, welcher mit dem Ausgangsanschluss (2) verbunden ist; wobei der Eingangsanschluss (1) und der Ausgangsanschluss (2) mit den jeweiligen Gateanschlüssen der sechsten und siebten MOS-Transistoren (323 und 324) verbunden sind;
 - 20 eine sechste Stromquelle (423) und ein siebter Schalter (561), welche in Reihe zwischen dem Eingangsanschluss (1) und der Niedrigpotentialspannungsversorgung (VSS) geschaltet sind;
 - einen neunten MOS-Transistor (421) zweiter Leitfähigkeit mit einem Sourceanschluss, der mit dem Eingangsanschluss (1) verbunden ist, und einem Gateanschluss sowie einem Drainanschluss, welche miteinander verbunden sind;
 - 25 eine siebte Stromquelle (424) und einen achten Schalter (562), welche in Reihe zwischen dem Drainanschluss des neunten MOS-Transistors (421) und der Hochpotentialspannungsversorgung (VDD) geschaltet sind;
 - eine achte Stromquelle (425) und einen neunten Schalter (564), welche in Reihe zwischen dem Ausgangsanschluss (2) und der Niedrigpotentialspannungsversorgung (VSS) geschaltet sind; und
 - 30 einen zehnten MOS-Transistor (422) erster Leitfähigkeit mit einem Sourceanschluss, der mit dem Ausgangsanschluss (2) verbunden ist, einem Gateanschluss, der gemeinsam mit dem Gateanschluss des neunten Transistors (421) verbunden ist, und einem Drainanschluss, welcher mit der Hochpotentialspannungsversorgung über einen zehnten Schalter (563) verbunden ist.
- 35 **14.** Flüssigkristalldisplayvorrichtung, wobei die Datenleitungstreiberschaltung, gemäß einem der Ansprüche 1 bis 13, verwendet wird, um eine oder mehrere Datenleitungen zu treiben.

Revendications

- 40 **1.** Circuit de pilotage de ligne de données destiné à être utilisé dans un afficheur à cristaux liquides à matrice active, ledit circuit de pilotage de ligne de données comprenant :
- des premier et second circuits tampons (13 et 14) ayant des bornes respectives de bornes d'entrée connectées en commun à une borne d'entrée (1) pourvue pour recevoir une tension de signal d'entrée correspondant à
 - 45 des données numériques vidéo introduites et des bornes respectives de bornes de sortie connectées en commun à une borne de sortie (2), où ledit premier circuit tampon a une plage de fonctionnement s'étendant à une tension d'une alimentation à haut potentiel (VDD) et étant plus étroite qu'une plage de tension entre l'alimentation à haut potentiel (VDD) et une alimentation à bas potentiel (VSS) et ledit second circuit tampon a une plage de fonctionnement s'étendant à une tension d'une alimentation à bas potentiel (VSS) et étant plus étroite qu'une
 - 50 plage de tension entre l'alimentation à haut potentiel (VDD) et l'alimentation à bas potentiel (VSS) ; et
 - des moyens pour commander la commutation dudit premier circuit tampon et dudit second circuit tampon entre leur activation et leur désactivation, pour être au moins un en désactivation, à l'intérieur d'une plage de tension dans laquelle les deux desdits circuits tampons sont capables de fonctionner, sur la base d'un signal de commande ;
 - 55 **caractérisé par**
 - des première et seconde unités de stockage (3a, 3b) stockant une pluralité de données numériques de référence de première et seconde polarités, lesdites données numériques de référence adaptées pour sélectionner un changement entre le fonctionnement dudit premier circuit tampon et le fonctionnement dudit second circuit

tampon en conformité avec une modulation d'une caractéristique gamma de cristaux liquides ;
 un sélecteur (4) configuré pour sélectionner des données numériques de référence correspondant à la modulation parmi une pluralité des données numériques de référence sur la base d'informations de modulation reçues qui spécifient la modulation et d'un signal de polarité qui spécifie la polarité ; et
 5 un comparateur (5) pour comparer lesdites données numériques vidéo et les données numériques de référence sorties dudit sélecteur (4) ;
 dans lequel lesdits moyens pour commander la commutation sont configurés pour commander la commutation sur la base d'un signal de sortie dudit comparateur, qui indique le résultat de la comparaison, et du signal de commande,
 10 dans lequel ledit premier circuit tampon (13) est configuré pour être activé et ledit second circuit tampon (14) est configuré pour être désactivé si, lorsque le signal de commande prend une valeur spécifiant l'activation, le signal de sortie dudit comparateur (5) prend une valeur indiquant que lesdites données numériques vidéo sont égales ou supérieures aux données numériques de référence ;
 ledit second circuit tampon (14) est configuré pour être activé et ledit premier circuit tampon (13) est configuré
 15 pour être désactivé si, lorsque le signal de commande prend une valeur spécifiant l'activation, le signal de sortie dudit comparateur (5) prend une valeur indiquant que lesdites données numériques vidéo sont inférieures aux données numériques de référence, et
 dans lequel lesdits premier et second tampons (13, 14) sont configurés pour être désactivés lorsque le signal de commande prend une valeur spécifiant la désactivation.

20 2. Circuit de pilotage de ligne de données selon la revendication 1, dans lequel les données numériques de référence correspondent à des données numériques correspondant à une tension à l'intérieur de la plage de tension dans laquelle les deux desdits premier et second circuits tampons (13, 14) sont capables de fonctionner.

25 3. Circuit de pilotage de ligne de données selon la revendication 1, dans lequel ladite première unité de stockage (3a) stocke une pluralité des données numériques de référence de première polarité définies conformément aux modulations ;
 ladite seconde unité de stockage (3b) stocke une pluralité des données numériques de référence de seconde polarité définies conformément aux modulations ; et
 30 ledit sélecteur (4) sélectionne une desdites première et seconde unités de stockage, sur la base du signal de polarité, et sort sélectivement les données numériques de référence correspondant à la modulation sur la base d'informations de modulation introduites.

35 4. Circuit de pilotage de ligne de données selon la revendication 1, dans lequel le signal de polarité est une valeur logique indiquant la polarité, en pilotage d'inversion d'un potentiel commun (Vcom) d'électrodes opposées dans un dispositif d'affichage à cristaux liquides.

40 5. Circuit de pilotage de ligne de données selon la revendication 1, dans lequel au moins un de ladite première unité de stockage (3a), de ladite seconde unité de stockage (3b) et dudit sélecteur (4) est pourvu extérieurement du reste dudit circuit de pilotage de ligne de données et y est connecté électriquement.

6. Circuit de pilotage de ligne de données selon la revendication 1, comprenant en outre :

45 des moyens de génération de tension de niveau d'échelle de gris (200), qui ont une pluralité de résistances connectées en série entre des première et seconde tensions de référence, pour générer des tensions de niveau d'échelle de gris, qui se conforment à la polarité, à partir de leurs prises ; et
 un circuit de décodeur (300), qui reçoit un signal de données numériques vidéo, pour sortir sélectivement une tension correspondante à partir de tensions de sortie desdits moyens de génération de tension de niveau d'échelle de gris ;
 50 dans lequel ladite borne d'entrée (1) reçoit la sortie dudit circuit de décodeur comme une tension de signal d'entrée.

55 7. Circuit de pilotage de ligne de données selon l'une quelconque des revendications 1 à 6, dans lequel ledit premier circuit tampon (13) comprend :

un premier transistor à source suiveuse (412) connecté entre l'alimentation à bas potentiel (VSS) et la borne de sortie (2) ;
 des premiers moyens de commande de polarisation de grille, qui reçoivent la tension de signal d'entrée, pour

fournir audit premier transistor à source suiveuse (412) avec une première tension de polarisation de grille ; et des moyens (550) pour précharger la borne de sortie (2) ; et ledit second circuit tampon (14) comprend :

5 un second transistor à source suiveuse (422) connecté entre l'alimentation à haut potentiel (VDD) et la borne de sortie (2) ;
des seconds moyens de commande de polarisation de grille, qui reçoivent la tension de signal d'entrée, pour fournir audit second transistor à source suiveuse (422) une seconde tension de polarisation de grille ; et
des moyens (560) pour pré-décharger la borne de sortie (2).

10 **8.** Circuit de pilotage de ligne de données selon l'une quelconque des revendications 1 à 6, dans lequel ledit premier circuit tampon (13) comprend :

une première source de courant (413) et un premier commutateur (551) connectés en série entre la borne d'entrée (1) et l'alimentation à haut potentiel (VDD) ;
15 un premier transistor MOS (411) d'un premier type de conductivité ayant une source connectée à la borne d'entrée (1) et une grille et un drain connectés l'un à l'autre ;
une deuxième source de courant (414) et un deuxième commutateur (552) connectés en série entre le drain dudit premier transistor MOS (411) et l'alimentation à bas potentiel (VSS) ;
20 une troisième source de courant (415) et un troisième commutateur (554) connectés en série entre la borne de sortie (2) et l'alimentation à haut potentiel (VDD) ; et
un deuxième transistor MOS (412) du premier type de conductivité ayant une source connectée à la borne de sortie (2), une grille connectée en commun avec la grille dudit premier transistor MOS (411), et un drain connecté à l'alimentation à bas potentiel (VSS) par l'intermédiaire d'un quatrième commutateur (553) ;
25 un cinquième commutateur (550) pour commander la charge de la borne de sortie (2), ledit cinquième commutateur étant pourvu entre la borne de sortie (2) et l'alimentation à haut potentiel (VDD) ; et
ledit second circuit tampon (14) comprend :

une quatrième source de courant (423) et un sixième commutateur (561) connectés en série entre la borne d'entrée (1) et l'alimentation à bas potentiel (VSS) ;
30 un troisième transistor MOS (421) d'un second type de conductivité ayant une source connectée à la borne d'entrée (1) et une grille et un drain connectés l'un à l'autre ;
une cinquième source de courant (424) et un septième commutateur (562) connectés en série entre le drain dudit troisième transistor MOS (421) et l'alimentation à haut potentiel (VDD) ;
35 une sixième source de courant (425) et un huitième commutateur (564) connectés en série entre la borne de sortie (2) et l'alimentation à bas potentiel (VSS) ; et
un quatrième transistor MOS (422) du second type de conductivité ayant une source connectée à la borne de sortie (2), une grille connectée en commun avec la grille dudit troisième transistor MOS (421), et un drain connecté à l'alimentation à haut potentiel (VDD) par l'intermédiaire d'un neuvième commutateur (563) ;
40 un dixième commutateur (560) pour commander la décharge de la borne de sortie (2), ledit dixième commutateur étant pourvu entre la borne de sortie et l'alimentation à bas potentiel (VSS).

9. Circuit de pilotage de ligne de données selon l'une quelconque des revendications 1 à 6, dans lequel ledit premier circuit tampon (13) est composé d'un premier circuit suiveur de tension comprenant un circuit d'amplificateur différentiel qui a une paire différentielle comprenant une paire de transistors MOS (313 et 314) d'un second type de conductivité, ledit circuit d'amplificateur différentiel ayant une borne d'entrée non inverseuse à laquelle la borne d'entrée (1) est connectée et une borne d'entrée inverseuse à laquelle la borne de sortie (2) est connectée ; et
45 ledit second circuit tampon (14) est composé d'un second circuit suiveur de tension comprenant un circuit d'amplificateur différentiel qui a une paire différentielle comprenant une paire de transistors MOS (323 et 324) d'un premier type de conductivité, ledit circuit d'amplificateur différentiel ayant une borne d'entrée non inverseuse à laquelle la borne d'entrée (1) est connectée et une borne d'entrée inverseuse à laquelle la borne de sortie (2) est connectée.

10. Circuit de pilotage de ligne de données selon l'une quelconque des revendications 1 à 6, dans lequel ledit premier circuit tampon (13) comprend :

55 un premier étage différentiel ayant :

une première paire différentielle comprenant des premier et deuxième transistors MOS (313 et 314) d'un

second type de conductivité ;

un premier circuit de charge (311 et 312) connecté entre une paire de sortie de ladite paire différentielle et l'alimentation à haut potentiel (VDD) ;

une première source de courant (315) pour piloter ladite première paire différentielle ; et

un premier commutateur (511) pour commander l'ouverture et la fermeture d'un trajet de courant entre ladite première source de courant et l'alimentation à bas potentiel ;

un troisième transistor MOS (316), auquel une sortie de ladite première paire différentielle est entrée, ayant une sortie connectée à la borne de sortie (2) ; et

une deuxième source de courant (317) et un deuxième commutateur (512) connectés entre la borne de sortie (2) et l'alimentation à bas potentiel (VSS) ;

la borne d'entrée (1) et la borne de sortie (2) étant connectées à des grilles de transistors respectifs des premier et deuxième transistors MOS (313 et 314) de ladite première paire différentielle ; et

ledit second circuit tampon (14) comprend :

un second étage différentiel ayant :

une seconde paire différentielle comprenant des quatrième et cinquième transistors MOS (323 et 324) d'un premier type de conductivité ;

un second circuit de charge (321 et 322) connecté entre une paire de sortie de ladite paire différentielle et l'alimentation à bas potentiel (VSS) ;

une troisième source de courant (325) pour piloter ladite seconde paire différentielle ; et

un troisième commutateur (521) pour commander l'ouverture et la fermeture d'un trajet de courant entre ladite troisième source de courant (325) et l'alimentation à haut potentiel (VDD) ;

un sixième transistor MOS (326), auquel une sortie de ladite seconde paire différentielle est entrée, ayant une sortie connectée à la borne de sortie (2) ; et

une quatrième source de courant (327) et un quatrième commutateur (522) connectés entre la borne de sortie (2) et l'alimentation à haut potentiel (VDD) ;

la borne d'entrée (1) et la borne de sortie (2) étant connectées à des grilles de transistors respectifs des quatrième et cinquième transistors MOS de ladite seconde paire différentielle.

11. Circuit de pilotage de ligne de données selon l'une quelconque des revendications 1 à 6, dans lequel ledit premier circuit tampon (13) comprend :

un premier circuit suiveur de tension comprenant un circuit d'amplificateur différentiel qui a une paire différentielle comprenant une paire de transistors MOS (313 et 314) d'un second type de conductivité, ledit circuit d'amplificateur différentiel ayant une borne d'entrée non inverseuse à laquelle la borne d'entrée (1) est connectée et une borne d'entrée inverseuse à laquelle la borne de sortie (2) est connectée ;

un premier transistor à source suiveuse (412) connecté à l'alimentation à bas potentiel (VSS) et à la borne de sortie (2) ; et

des premiers moyens de commande de polarisation de grille, auxquels la tension de signal d'entrée est entrée, pour fournir audit premier transistor à source suiveuse (412) une tension de polarisation de grille ; et

ledit second circuit tampon (14) comprend :

un second circuit suiveur de tension comprenant un circuit d'amplificateur différentiel qui a une paire différentielle comprenant une paire de transistors MOS (323 et 324) d'un premier type de conductivité, ledit circuit d'amplificateur différentiel ayant une borne d'entrée non inverseuse à laquelle la borne d'entrée (1) est connectée et une borne d'entrée inverseuse à laquelle la borne de sortie (2) est connectée ;

un second transistor à source suiveuse (422) connecté à l'alimentation à haut potentiel (VDD) et à la borne de sortie (2) ; et

des seconds moyens de commande de polarisation de grille, auxquels la tension de signal d'entrée est entrée, pour fournir audit transistor à source suiveuse (422) une tension de polarisation de grille.

12. Circuit de pilotage de ligne de données selon l'une quelconque des revendications 9, 11, dans lequel sont pourvus des moyens pour précharger et pré-décharger la borne de sortie (2).

13. Circuit de pilotage de ligne de données selon l'une quelconque des revendications 1 à 6, dans lequel ledit premier

circuit tampon (13) comprend :

un premier étage différentiel ayant :

5 une première paire différentielle comprenant des premier et deuxième transistors MOS (313 et 314) d'un second type de conductivité ;
un circuit de charge active (311 et 312) connecté entre une paire de sortie de ladite paire différentielle et l'alimentation à haut potentiel (VDD) ;
une première source de courant (315) pour piloter ladite paire différentielle ; et
10 un premier commutateur (511) pour commander l'ouverture et la fermeture d'un trajet de courant entre ladite première source de courant (315) et l'alimentation à bas potentiel (VSS) ;

un troisième transistor MOS (316), auquel une sortie de ladite première paire différentielle est entrée, ayant une sortie connectée à la borne de sortie (2) ; la borne d'entrée (1) et la borne de sortie (2) étant connectées
15 à des grilles de transistors respectifs desdits premier et deuxième transistors MOS (313 et 314) ;
une deuxième source de courant (413) et un deuxième commutateur (551) connectés en série entre la borne d'entrée (1) et l'alimentation à haut potentiel (VDD) ;
un quatrième transistor MOS (411) d'un premier type de conductivité ayant une source connectée à la borne d'entrée (1) et une grille et un drain connectés l'un à l'autre ;
20 une troisième source de courant (414) et un troisième commutateur (552) connectés en série entre le drain dudit quatrième transistor MOS (411) et l'alimentation à bas potentiel (VSS) ;
une quatrième source de courant (415) et un quatrième commutateur (554) connectés en série entre la borne de sortie (2) et l'alimentation à haut potentiel (VDD) ; et
un cinquième transistor MOS (412) d'un premier type de conductivité ayant une source connectée à la borne
25 de sortie (2), une grille connectée en commun avec la grille dudit quatrième transistor MOS (411), et un drain connecté à l'alimentation à bas potentiel (VSS) par l'intermédiaire d'un cinquième commutateur (553) ; et
ledit second circuit tampon (14) comprend :

un second étage différentiel ayant :

30 une seconde paire différentielle comprenant des sixième et septième transistors MOS (323 et 324) du premier type de conductivité ;
un circuit de charge active (321 et 322) connecté entre une paire de sortie de ladite paire différentielle et l'alimentation à bas potentiel (VSS) ;
35 une cinquième source de courant (325) pour piloter ladite seconde paire différentielle ; et
un sixième commutateur (521) pour commander l'ouverture et la fermeture d'un trajet de courant entre ladite cinquième source de courant (325) et l'alimentation à haut potentiel (VDD) ;

un huitième transistor MOS (326), auquel une sortie de ladite seconde paire différentielle est entrée, ayant une sortie connectée à la borne de sortie (2) ; la borne d'entrée (1) et la borne de sortie (2) étant connectées
40 à des grilles de transistors respectifs desdits sixième et septième transistors MOS (323 et 324) ;
une sixième source de courant (423) et un septième commutateur (561) connectés en série entre la borne d'entrée (1) et l'alimentation à bas potentiel (VSS) ;
un neuvième transistor MOS (421) d'un second type de conductivité ayant une source connectée à la borne d'entrée (1) et une grille et un drain connectés l'un à l'autre ;
45 une septième source de courant (424) et un huitième commutateur (562) connectés en série entre le drain dudit neuvième transistor MOS (421) et l'alimentation à haut potentiel (VDD) ;
une huitième source de courant (425) et un neuvième commutateur (564) connectés en série entre la borne de sortie (2) et le bloc d'alimentation à bas potentiel (VSS) ; et
50 un dixième transistor MOS (422) d'un premier type de conductivité ayant une source connectée à la borne de sortie (2), une grille connectée en commun avec la grille dudit neuvième transistor MOS (421), et un drain connecté à l'alimentation à haut potentiel par l'intermédiaire d'un dixième commutateur (563).

14. Dispositif d'affichage à cristaux liquides, dans lequel le circuit de pilotage de ligne de données selon l'une quelconque
55 des revendications 1 à 13 est utilisé pour piloter une ligne ou des lignes de données.

FIG. 1




FIG . 2

CONTROL SIGNAL	L	H	H
OUTPUT (PN) OF COMPARATOR 5	L OR H	H	L
FIRST ANALOG BUFFER	DEACTIVATE	ACTIVATE	DEACTIVATE
SECOND ANALOG BUFFER	DEACTIVATE	DEACTIVATE	ACTIVATE

FIG. 3




FIG. 4




FIG . 5






FIG. 6A PRIOR ART



LIQUID CRYSTAL GAMMA CHARACTERISTIC AND DRIVER-CIRCUIT OPERATING RANGE (STANDARD STATE) INCOMMON INVERSION DRIVE

FIG. 6B PRIOR ART



CIRCUIT OPERATING RANGE (GAMMA-MODULATED STATE) IN COMMON INVERSION DRIVE

FIG . 7




FIG . 8

CONTROL SIGNAL	L	H	H
OUTPUT OF COMPARATOR 12	L OR H	H	L
FIRST ANALOG BUFFER	DEACTIVATE	ACTIVATE	DEACTIVATE
SECOND ANALOG BUFFER	DEACTIVATE	DEACTIVATE	ACTIVATE

FIG . 9




FIG . 10




FIG . 11





FIG. 12



※ C1, C2: PARASITIC CAPACITANCE
MALFUNCTION CAN BE PREVENTED BY DESIGNING
CIRCUITRY SUCH THAT $C2 > C1$ WILL HOLD

FIG . 13





FIG .14



※ C1, C2: PARASITIC CAPACITANCE
MALFUNCTION CAN BE PREVENTED BY DESIGNING
CIRCUITRY SUCH THAT $C2 > C1$ WILL HOLD

FIG .15




FIG . 16A




FIG . 16B

SC0	L	H	H
V_O	L OR H	H	L
OUTPUT OF NAND GATE 22	H	L	H
OUTPUT OF NAND GATE 23	H	H	L

FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG . 22




FIG . 23A




FIG . 23B




FIG . 24





FIG. 25



REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- JP 2000033846 A [0002]

Non-patent literature cited in the description

- H. TSUCHI ; N. IKEDA ; H. HAYAMA. A New Low-Power Driver for Portable Devices. *SID 00 DIGEST*, 146-149 [0002] [0020]

专利名称(译)	驱动电路和液晶显示装置		
公开(公告)号	EP1274068B1	公开(公告)日	2013-09-04
申请号	EP2002014807	申请日	2002-07-02
申请(专利权)人(译)	NEC公司		
当前申请(专利权)人(译)	瑞萨电子公司		
[标]发明人	TSUCHI HIROSHI UCHIYAMA YOSHINORI		
发明人	TSUCHI, HIROSHI UCHIYAMA, YOSHINORI		
IPC分类号	G09G3/36 G02F1/133 G09G3/20 H03K19/0175		
CPC分类号	G09G3/3688 G09G3/3614 G09G3/3696 G09G2310/0248 G09G2310/027 G09G2310/0291		
优先权	2001206987 2001-07-06 JP		
其他公开文献	EP1274068A2 EP1274068A3		
外部链接	Espacenet		

摘要(译)

本发明公开了一种驱动电路，以及具有该驱动电路的LCD装置，其中在驱动转换期间可以可靠地执行工作范围扩展到高电位和低电位电压的第一和第二缓冲电路之间的转换。范围。驱动电路包括第一和第二缓冲电路（13和14），它们的输入端子与输入端子（1）共同连接，输入信号电压（Vin）输入到输入端子（1），输出端子与输出端共同连接端子（2），第一和第二缓冲电路的工作范围分别延伸到高和低电位电源电压；第一和第二存储单元（3a和3b）用于存储对于标准状态和伽马特性的调制状态中的每一个，分别对应于第一和第二缓冲电路（13和14）都可操作的范围内的电压的正极性和负极性参考数据；选择器（4），用于根据极性信号选择任一个存储单元，并根据指定调制的调制信息选择性地输出对应于标准或调制状态的参考数据；和比较器（5），用于比较输入数据和从选择器输出的参考数据。基于来自比较器（5）的输出信号和控制来控制第一和第二缓冲电路（13和14）的激活和去激活信号。

$$VG1 = V_{in} + V_{gs1}$$

... (1)