



(11) **EP 1 744 206 A3**

(12) **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3:
04.04.2007 Bulletin 2007/14

(51) Int Cl.:
G02F 1/1368^(2006.01)

(43) Date of publication A2:
17.01.2007 Bulletin 2007/03

(21) Application number: **06022058.9**

(22) Date of filing: **18.07.2002**

(84) Designated Contracting States:
DE FR GB

(30) Priority: **23.07.2001 JP 2001220829**

(62) Document number(s) of the earlier application(s) in accordance with Art. 76 EPC:
02016030.5 / 1 279 997

(71) Applicant: **NEC Corporation**
Minato-ku
Tokyo (JP)


(72) Inventors:
• **Sato, Tetsushi**
Tokyo (JP)
• **Sekine, Hiroyuki**
Tokyo (JP)
• **Yoshinaga, Kazuhide**
Tokyo (JP)

(74) Representative: **Samson & Partner**
Patentanwälte
Widenmayerstraße 5
80538 München (DE)

(54) **Liquid crystal display device**

(57) A liquid crystal display device comprising a plurality of parallel gate lines (61) formed on a transparent insulating substrate; a plurality of parallel data lines (81) formed on said transparent insulating substrate such that the plurality of said parallel data lines (81) and the plurality of said parallel gate lines (61) cross each other with the plurality of said parallel data lines (81) being electrically insulated from the plurality of said parallel gate lines (61); a plurality of transistors provided on said transparent insulating substrate in positions corresponding to pixel regions partitioned in matrix by said gate lines (61) and said data lines (81), respectively, and an upper light shielding layer (10) over said data line (81), wherein each of the plurality of said transistors includes a data line side LDD region (41) and a pixel electrode side LDD region (42) and said positions of said transistors are remote from said data lines (81) and along said gate lines (61), wherein light shielding characteristics of said data line side LDD region (41) and said pixel electrode side LDD region (42) become substantially equal and wherein said upper light shielding layer (10) is farther than 1.9 μm away from said data line side LDD region (41), said data line side LDD region (41) being connected with said data line.

FIG. 11



EP 1 744 206 A3



DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)
X	EP 0 997 769 A (SONY CORP) 3 May 2000 (2000-05-03) * column 3, lines 22-51; figures 3,4 *	1-4	INV. G02F1/1368
A	US 6 025 607 A (OHORI TATSUYA ET AL) 15 February 2000 (2000-02-15) * the whole document *	1-4	
A	EP 0 733 929 A (SONY CORP) 25 September 1996 (1996-09-25) * the whole document *	1-4	
			TECHNICAL FIELDS SEARCHED (IPC)
			G02F
The present search report has been drawn up for all claims			
Place of search Munich		Date of completion of the search 23 February 2007	Examiner Lüssem, Georg
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	

6

EPO FORM 1503 03.82 (F04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 06 02 2058

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

23-02-2007

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0997769	A	03-05-2000	JP 3141860 B2	07-03-2001
			JP 2000131716 A	12-05-2000
			KR 20000029160 A	25-05-2000
			TW 490586 B	11-06-2002
			US 6327006 B1	04-12-2001

US 6025607	A	15-02-2000	JP 9298305 A	18-11-1997

EP 0733929	A	25-09-1996	DE 69630255 D1	13-11-2003
			DE 69630255 T2	22-07-2004
			JP 3307150 B2	24-07-2002
			JP 8262494 A	11-10-1996
			US 5708485 A	13-01-1998

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

专利名称(译)	液晶显示装置		
公开(公告)号	EP1744206A3	公开(公告)日	2007-04-04
申请号	EP2006022058	申请日	2002-07-18
申请(专利权)人(译)	NEC公司		
当前申请(专利权)人(译)	NEC公司		
[标]发明人	SATO TETSUSHI SEKINE HIROYUKI YOSHINAGA KAZUHIDE		
发明人	SATO, TETSUSHI SEKINE, HIROYUKI YOSHINAGA, KAZUHIDE		
IPC分类号	G02F1/1368 G09F9/30 G09F9/35 H01L21/336 H01L29/786		
CPC分类号	G02F1/1368		
优先权	2001220829 2001-07-23 JP		
其他公开文献	EP1744206A2 EP1744206B1		
外部链接	Espacenet		

摘要(译)

一种液晶显示装置，包括形成在透明绝缘基板上的多条平行栅极线（61）；多条并行数据线（81）形成在所述透明绝缘基板上，使得多条所述并行数据线（81）和多条所述平行栅极线（61）与多条所述并行数据线相互交叉（81）与多条所述平行栅极线（61）电绝缘；多个晶体管设置在所述透明绝缘基板上，其位置对应于分别由所述栅极线（61）和所述数据线（81）以矩阵划分的像素区域，以及在所述数据线上方的上部遮光层（10）（81），其中多个所述晶体管中的每一个包括数据线侧LDD区域（41）和像素电极侧LDD区域（42），并且所述晶体管的所述位置远离所述数据线（81）并沿着所述栅极线（61），其中所述数据线侧LDD区（41）和所述像素电极侧LDD区（42）的光屏蔽特性变得基本相等，并且其中所述上光屏蔽层（10）远离所述上光屏蔽层（1.9）远离1.9 μm 。数据线侧LDD区域（41），所述数据线侧LDD区域（41）与所述数据线连接。

FIG. 11

